- GRAYBYTE UNDETECTABLE CODES -

403Webshell
Server IP : 184.154.167.98  /  Your IP : 3.144.30.14
Web Server : Apache
System : Linux pink.dnsnetservice.com 4.18.0-553.22.1.lve.1.el8.x86_64 #1 SMP Tue Oct 8 15:52:54 UTC 2024 x86_64
User : puertode ( 1767)
PHP Version : 8.2.26
Disable Function : NONE
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : ON  |  Pkexec : ON
Directory :  /lib64/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ Back ]     

Current File : /lib64/libpfm.so.4.13.0
ELF>�0@�B*@8	@�|�| ��9�9ȱ� P,$P,DP,D��888$$�|�|�|  S�td�|�|�|  P�td�R�R�R\\Q�tdR�td��9�9�
�
GNUI�*`_��D���T�֑8Y1���vCM! 19?��,BE��"��k���PH��˺�|pP�;Y�g�M�J���qX��P.����@6L��zC	[x�U��L /�@Th`�|�U������Z gpg#R��G�F6�, �F"=�n�PV���2J/�\s��Nln�M�� UJD�Eq��@$�pN
}@N)��2J@Y���N��`���Z���O�__gmon_start___ITM_deregisterTMCloneTable_ITM_registerTMCloneTable__cxa_finalizestrcasecmpstrlenmalloc__sprintf_chkstrchr__vfprintf_chk__stack_chk_failfreecalloc__ctype_tolower_locstrtoullstrdupfgetcrealloc__vsnprintf_chkpfm_initializestderrgetenv__ctype_b_locstdoutstrncasecmpstrcpystrtokstrstrpfm_terminatestrpbrk__memcpy_chkmemcpypfm_find_eventpfm_strerrorpfm_get_versionpfm_get_event_nextpfm_get_os_event_encodingpfm_get_event_encodingstrcmp__fprintf_chkpfm_pmu_validatepfm_get_event_infopfm_get_event_attr_infopfm_get_pmu_infoqsortfopenstrncpyfclose__strcat_chkopendirreaddir__snprintf_chkdirfdreadclosediraccesspfm_get_perf_event_encoding__errno_location__isoc99_fscanflibc.so.6_edata__bss_start_endlibpfm.so.4GLIBC_2.3GLIBC_2.14GLIBC_2.4GLIBC_2.7GLIBC_2.2.5GLIBC_2.3.4�ii

���ii
"ii
,ui	6ti	B�9@1�91 �9 �9@�9��H�9� P�9� X�9
!`�9!!h�9�&p�91!x�9N!��9\!��9t!��9�!��9�!��9�!��9�}ȁ9�@؁9���9�@�9���9�@�9A�9A �9A(�9#A8�9;A@�9CAP�9�@X�9ZAh�9�@p�9kA��9�@��9�A��9c(��9�A��9�A��9�AȂ9�AЂ9�A�9�}�9�@�9�� �9�@0�9�8�9�@H�9�`�9�x�9���9���9�@��9kA��9�@ȃ9�A�9���9E�9�} �93E0�9�8�9QEH�9@P�9\E`�9�Dh�9cEx�9���9�E��9�@��9�E��9MIȄ9�Z�9bI�9 [@�9�IH�9P[P�9bI��9vI��9�I��9�Iȅ9�[�9�I�9`\�9�I@�9�IH�9�\��9�I��9`]��9�I��9�IȆ9�]І9J�9(J�9^�9DJ@�9\JH�9_x�9`�9��9vJ��98_��9�Jȇ9h_Ї9�J�9�J�9�J8�9��9@�9�JH�9�_��9�J��9�J��9@�9��9KȈ9�_�9!K�9`8�9 �9@�9.KH�9X`x�9�9��9:K��9PK��9`�9��9fKȉ9qK��9��9�9�K�9�`@�9�KH�9�9��9���9�K��9!�Ȋ9�K�9�K�9�K@�9LH�9�`��9L��9+L��9��9��9:Lȋ9�`��9@�9�9AL�9a8�9@�9@�9QLH�9x/x�9��9��9]L��9kL��9@�9��9�LȌ9�L��9��9�9�L�9Ha8�9��9@�9�LH�9xax�9��9��9�L��9�L��9��9��9�Lȍ9�L��9��9�9�L�9�L8�9��9@�9MH�9-Mx�9��9��9M��9$M��9��9��9?MȎ9�a��9@�9�9IM�9�a@�9TMH�9aM��9yM��9b��9�9��9�Mȏ9�M��9��9�9�M�9�M8�9��9@�9�MH�98bx�9��9��9�M��9Xb��9�MȐ9�b�9N�9�b@�9NH�9�b��9N��9c��9"Nȑ9Hc�90N�9�c8�9�9@�9:NH�9�cx�9�9��9GN��9�c��9TNȒ9aN��9��9�9xN�9Hd8�9��9@�9�NH�9�dx�9�9��9�N��9�d��9�9��9�Nȓ9�d��9��9�9�N�9(e8�9@�9@�9�NH�9�Nx�9��9��9�N��9O��9��9��9OȔ9Xe��9��9�9#O�9�e8�9��9@�94OH�9DOx�9��9��9`O��9nO��9��9��9�Oȕ9�O��9��9�9�O�9�O8�9��9@�9�OH�9�Ox�9��9��9�O��9�e��9��9��9
PȖ9P��9��9�90P�9>P8�9��9@�9SPH�9]Px�9 �9��9wP��9�e��9��9��9�Pȗ9�P��9�9�9�P�9�P8�9�9@�9�PH�9�Px�9�9��9�P��9�P��9��9��9QȘ9f��9@�9�9Q�9R�@�9QH�9)Q��9���9GQ��9��9��9^Qș9(f��9 �9�9iQ�9`f@�9�QH�9�f��9�Q��9�Q��9�QȚ9�f�9�Q�9g@�9�QH�9@g��9�Q��9pg��9�Qț9�g�9�Q�9�g@�9RH�9R��96R��9h��9HRȜ90h�9^R�9kR@�9�RH�9hh��9�R��9�h��9�Rȝ9�h�9�R�9�h@�9�RH�9W�x�9��9��9����9i��9�9��9�RȞ90i�9�R�9`i@�9�RH�9�ix�9 �9��9�S��9uT��9�9��9
Sȟ9S��9`�9�9�9�i8�9��9@�94SH�9BSx�9�9��9_S��9oS��9@�9��9DJȠ9�i�9�S�9(j@�9�SH�9Xj��9�S��9�j��9��9��9�Sȡ9�S�9�S�9�j@�9TH�9kx�9`�9��9T��9`k��9�9��9/TȢ9�k��9@�9�9<T�9HT@�9]TH�9pT��9�T��9�k��9�<ȣ9�T��9��9�9�T�9�T8�9@�9@�9�TH�9�Tx�9��9��9U��9l��9�9��9 UȤ90U�9LU�9UU@�9dUH�9mU��9U��90l��9�Uȥ9Xl�9�U�9lH�9�UP�9�l��9�U��9�lئ9�U�9m �9�U(�9@mh�9�Qp�9�U��9
Uȧ9�T�9�U�9�UP�9VX�9�U��9V��9V�9�Q�9pm@�9
UH�9�T��9�U��9VЩ9Vة97V�9V �9RV`�9�Qh�9�m��9mVȪ9�T�9{V�9�VP�9�VX�9�V��9�V��9�V�9�Q�9�V@�9�VH�9�k��9�V��9�m�9z�9n(�9�V0�9@np�9�/x�9�n��9W��9�n�9���9�n`�9 h�9k��9z��9(o�9
��9�o8�9�G@�9�o��9 ��9�jȯ9zЯ90p�9
�9xpX�9�G`�9�p��9W��9q�9�Q�9Pq@�9�QH�9oS��9"W��9�qб9Wر9�q�94W �9r`�91Wh�9@r��9�J��9�r�9?W�9BSH�9CWP�9�r��9MW��9�i�9WW�9s0�9_W8�98sx�9lW��9vW��9pWȴ9�W�9�Q�9�W`�9�Wh�9S��9�Q��9ps�9�W�9�sH�9�.P�9�s��9�.��9tض9L�98t �9�(�9�ih�9L	p�9pt��9�W��9�W��9�W�9�t@�9�H�9�t��9�W��9�t�9�W�9i(�9�W0�9u��9?���9W�ȹ9:�й9X �9R�(�9(f��9 X��9GQȺ9+Xк96X�9f�9MXX�9�.`�9ZX��9�Q��9�e�9fX�98u0�9lX8�9pux�9wX��9|X��9�Xȼ9�X �9�Q(�9�Xh�9��p�9�X��9����9�X��9���9�X@�9YH�9Y��9%Y��90Y�9Y�9Y(�9%Y0�90Y��9wX��9|Xȿ9�Xп9�X�9Y�9YX�9%Y`�90Y��9�Q��9�u�9>>�9�uH�9S�P�9 v��9O9��9xv�9�.�9�v(�9�.0�9w��96���9EY��98w��9���9ZY�9Z��9lYX�9	�`�9}Y��9'���9�Y�9�Y�9bH�9�YP�9Xw��9�Y��90x��9wX��9|X(�9�X0�9�Xp�9�Qx�9�Y��9�\��9�Y�9�Y�9�YH�96�P�9EYX�98w��9���9ZY��9Z���9lY �9	�(�9}Yh�9'�p�9�Y��9wX��9|X�9�X�9�XP�96�X�9EY`�98w��9���9ZY��9Z���9lY(�9	�0�9}Yp�9'�x�9�Y��9wX��9|X�9�X�9�XP�9�QX�9�Y��9�\��9�Y��9�Y��9�Y@�9wXH�9|X��9�X��9�X��9����9hx(�9AT0�9�xp�9�=x�9�x��9���9qK�9;*�9�x`�9Zh�9y��9R���9(y�9�Q�9`yH�9ZP�9�y��9Z��9�y��9.���9�y �9>>(�9zh�9S�p�9Hz��9O9��9�z��9�.�9�z@�9��H�90{��9e��9�{��9,@��9�{(�9+�0�9|p�9Zx�98|��9$Z��9�|�9�+�9�|`�91Zh�98Z��9BZ��9IZ��9SZ��9ZZ8�9dZ@�9kZ��9uZ��9|Z��9�Z��9�Z�9�Q�9�Z �9�|`�9��h�9Ex�9�}��93E��9���9؄��9@��9\E��9�D��9cE��9���9�}��9^}��9��9d}�98� �9i}(�9h�8�9p}@�9����9MI��9p���9bI��9Ї�9vI�9��@�9�IH�9X���9�I��9���9�I��9���9(J�9H�@�9MIH�9x���9vI��9����9bI��9uT�9�I�9���9bI@�9�IH�9���9�I��9`\��9�I��9�I��9���9�I�9`]�9�I@�9�IH�9��P�9J��9(J��9���9]T��9pT�9M�9$M8�9 
:@�9�TH�9�k��9݌��9R���9�	:��9�L��9�L��9�:�9�9�W8�9�:@�9�LH�9Hax�9�:��9T��90���9`:��9�P��9�P��9�:�9�O�9�e8�9�:@�9�RH�9`ix�9�:��9�O��9�O��9�:��9�N��9O��9�:�9<T�9HT@�9�SH�9uTx�9`:��9���9���9�:��9���9�K��9 :�9!��9�K8�9�:@�9�OH�9�Ox�9`:��9Q��9f��9��9��9]L��9kL��9��9�9QL�9x/8�9�:@�9�PH�9�Px�9��9��9�L��9xa��9�:��9�P��9�P��9 �9�9��9�8�9��9@�9
PH�9Px�9�:��9`O��9nO��9�:��9 U��90U�94O�9DO8�9�:@�9�RH�9�x�9 �9��9�S��9x���9`�9��9�K��9�K�9�\�9Hz8�9��9@�9MH�9-Mx�9�9��9�R��90i��9@�9��9�S��9���9�N�9�N8�9`:@�9LUH�9UU��9�N��9(e��9��9��9(���9BS��9��9�9_S�9oS8�9��9@�9:LH�9�`x�9��9��9IM��9�a��9O��9Xe��9�:�9�R�97�8�9�9@�9�LH�9R�x�9�:��9�L��9�L��9�9��9K��9�_��9��9�9?M�9�a8�9��9@�9TMH�9aM��9SP��9k���9�:��9dU��9{���9@�9�9�S�9(j8�9��9@�9�KH�9�9x�9�9��9�L��9�L��9�:��9�O��9�O��9�:�9���9X`8�9��9@�9�NH�9�dx�9 �9��9����9����9��9��9yM��9b��9��9�90P�9>P8�9�:@�9TH�9Ǎx�9��9��9Ս��9�`��9 �9��9fK��9qK��9��9�9�N�9�d8�9`:@�9xNH�9�x�9`:��9#O��9�e��9`:��9�P��9�P��9 �9�9�N�9�d8�9 �9@�9�H�9 �x�9��9��9.��9qK��9;*��9;*��9�x �9�(�9�`h�9��p�9H���9�/��9x��9�/�9��P�9��X�9���9�Y��9b��9�Y��9Xw0�9�Y8�9 ���9���9���9����9X`(�9�0�9�yp�9�x�9X���9)���9�y�9@��9��H�9y�P�9����9�S��9(j��9�S��9Xj@�9�QH�9mU��9�Q��9�_�96��9�H�9G�P�9S���9�Q��9oS��9"W��9�q0�9W8�9�qx�94W��9r��91W��9@r�9TJ�9�P�9�JX�9�r��9l���9oS��9?W��9BS@�9@�H�9H���9y���9���9wX�9|X(�9�X0�9�Xp�9�Qx�9�Y��9�\��9�Y�96��9EYH�9�P�9ZY��9Z���9lY�9	��9}Y �9'�(�9�Y��9q���9Hz�9|��9�z�96>�9z`�9 h�9�j��9z��90p�9
��9xp8�9�G@�9�p��9W��9���9�Q�9�� �9��(�9�ih�9��p�9 ���9����9pt��9���9H�@�9��H�9p���9Ɏ��9���9���9���9ǎ �9��`�9юh�9�t��9ێ��9ؔ�9���9�t8�9�@�9���9f��9MX�9�.�9ZX �9Y(�9Yh�9%Yp�90Y��9wX�9|X:�X:�X`:Yh:Y�:%Y�:0Y�:wX�:|X8:�X@:�X�:@��:�K�:y��:� :@�(:�Kh:y�p:��:��:�:(�:7�`:�Wh:0��:@��:`i:y�:p�`: h:k�:z�:(o�:
�:�o8:�G@:�o�:wX�:|X�:�X�:�X:�Q:�YX:�\`:�Y�:�Q�:�W�:P��:_�0:�8:{��:6��:EY�:��:ZY:Z�:lYX:	�`:}Y�:'��:�Y�:wX�:|X0	:�X8	:�X�	:Y��	:���	:�.�	:ؕ 
:6�(
:EYh
:�p
:ZY�
:Z��
:lY�
:	�:}Y@:'�H:�Y�:wX�:|X�:�X�:�X:�Q :�Y`:�\h:�Y�:��:QE�:@�:\E�:�D�:cE
:��
:��@
:�H
:��
:0��
:X��
:`N:�
:>��
:O��
:N::g�:��8: M:@:{�H:��x:@L:�:���:���:`K:�:���:�:ӗ:H�8:�I:@:�H:p�x:�H:�:���:���:G:�:	��:��:E::/�:��8: D:@:B�H:أx:@C:�:Z��:k��:�A:�:���:���:�@::��:��8:�?:@:՘H:��x:@>:�:��:��:�<:�:���:��:`;::�:9�8:�::@:U�H:8�x:�9:�:m��:X��:9:�:���:���: 8::��:��8:�7:@:��H:Ȥx:6:�:���:��: 5:�:ҙ�:@��:`3::�:p�@:��H:��x:�1:�:��:��:�0:�:ȥ�:��:`/::!�:�8:@.:@:=�H:0�x:�,:�:O��:h��:`+:�:f��:{��:@*::��:��8:`):@:��H:͚x:@(:�:��:���: ':�:��:���:�$::�:ئ8:@$:@:.�H:�x:�#:�:@��:^��:`!:�:(��:H��: ::y�:��8:`:@:��H:ʛx:`:�:��:h��:@:�:��:���:@::�:(�@:��H:��x:@:�:2��:��:@:�:H��:p�:��:�@:A�H:���:H��:���:O��:�:V� :"�`:�h:8��:Z��:x��:]��:��8:i�@:��:�\�:H��:��:p�:��:��`:�h:ث�:Z��:��:]��:X�8:i�@:���:�\�:��:��:� :u�(:P�h:��p:x��:���:���:�� :Э@ :��H :��� :��� :(�� :[v� :P�!:Qv !:��`!:��h!:���!:Ȝ�!:خ�!:Ӝ�!:�8":ޜ@":(��":��":P��":��":x�#:[v#:��X#:Qv`#:Я�#:���#:��#:��#:�@$:�H$:ئ�$:%��$:(��$:3��$:P�(%:<�0%:x�p%:E�x%:���%:N��%:W�&:r�&:ȰH&:~�P&:��&:���&:��&:���&:�� ':ѝ(':jh':ڝp':/j�':��':Lj�':�Q(:��@(:ѝH(:@��(:ڝ�(:`��(:��(:��):�Q ):͚`):ѝh):���):ڝ�):б�):��):�@*:ѝH*:0��*:ڝ�*:X��*:��*:��+:�Q +:{�`+:ѝh+:���+:ڝ�+:��+:��+:�8,:�Q@,:P��,:̝�,:x��,:՝�,:��-:ޝ-:��X-:�`-:8��-:��-:x��-:���-:��@.:ѝH.:���.:ڝ�.:(��.:��.:X�/:�Q /:�`/:ѝh/:���/:ڝ�/:���/:��/:�80:�Q@0:��0:ѝ�0:��0:ڝ�0:�1:�1:1�X1:�Q`1:��1:̝�1:��1:՝�1:H�02:ޝ82:x�x2:��2:���2:��2:ض3:��3:�`3:G�h3:@��3:S��3:8��3:`��3:h�84:m�@4:���4:w��4:���4:���4:� 5:��(5:�h5:Mp5:X��5:b��5:��6:��6:ظH6:��P6:��6:���6:P��6:���6:Ğ 7:�(7:��h7:�p7:���7:b��7:�� 8:��(8:�h8:Mp8:��8:b��8:�9:M9:X�H9:b�P9:0��9:���9:X��9:���9:8�(::M0::x�p::b�x::���::��::9�;:�;:!�`;:�@h;:��;:���;:=��;:Xq�;:Ⱥ8<:�Q@<:X��<:'��<:��<:	��<:�=:Z�=:�X=:�`=:(��=:m��=:H��=:�Q�=:u�@>:'�H>:���>:	��>:h��>:Z��>:��?:m� ?:��`?:�Qh?:���?:�@�?:��@:��@:��P@:XqX@:���@:�Q�@:՟�@:��@:Ȼ(A:�0A:�pA:�XxA:��A:u��A:�B:�B:(�PB:�XB:h��B:(��B:���B:1��B:��@C::�HC:أ�C:G��C:��C:U��C:� D::�(D:��hD:G�pD:8��D:U��D:`�E::�E:�HE:h�PE:t��E:���E:���E:���E:�� F:Ϡ(F:��hF:G�pF:��F:U��F:�G:ѝG:��HG:��PG:��G:ڝ�G:@��G:��G:h� H:�(H:��hH:�pH:Ⱦ�H:ѝ�H:p�I:ڝI:�PI:�XI: ��I:ѝ�I:H��I:���I:@�0J:ڝ8J:x�xJ:��J:���J:��J:ؿK:�K:�`K:ѝhK:���K:ڝ�K:8��K:��K:`�@L:ѝHL:���L:ڝ�L:#��L:��L:<� M:ѝ(M:U�hM:ڝpM:o��M:��M:��N::�N:��`N:ѝhN:���N:ڝ�N:���N:��N:��@O:�HO:��O:0��O:X��O:@�:�O:g��O:���O:`�:P:{�P:��8P:��:@P:��HP:��xP:��:�P:ӗ�P:H��P:�:�P:��P:p��P:�:Q:��Q:��8Q:@�:@Q:	�HQ:�xQ:@�:�Q:/��Q:���Q:`�:�Q:B��Q:أ�Q:��:R:Z�R:k�8R::@R:��HR:��xR: ~:�R:���R:���R:}:�R:՘�R:���R:�{:S:�S:�8S:�y:@S:��HS:�xS:�x:�S:��S:9��S:x:�S:U��S:8��S: w:T:m�T:X�8T:@v:@T:��HT:��xT:`u:�T:���T:���T:u:�T:���T:��T: t:U:ҙU:@�8U:`r:@U:�HU:p��U:���U:���U:�p:�U:��U:��U:�o:V:ȥV:�8V:`n:@V:!�HV:�xV:@m:�V:=��V:0��V:�k:�V:O��V:h��V:`j:W:��W:0�8W:�h:@W:f�HW:{�xW:�g:�W:���W:���W:�f:�W:���W:͚�W:�e:X:�X:��8X:@c:@X:�HX:ئxX:�b:�X:.��X:��X:b:�X:@��X:^��X:�_:Y:(�Y:H�8Y:�]:@Y:y�HY:��xY:�[:�Y:���Y:ʛ�Y:�Y:�Y:��Y:8�Z:Z�Z:x�PZ:]�XZ:���Z:i��Z:��Z:�\�Z:H�([:�0[:p�p[:��x[:���[:��[:ث\:Z�\:�P\:]�X\:X��\:i��\:���\:�\�\:�(]:�0]:��]:u��]:P��]:���]:x�^:��^:��X^:��`^:Э�^:���^:���^:���^:(�0_:[v8_:P�x_:Qv�_:���_:���_:��`:Ȝ`:خP`:ӜX`:��`:ޜ�`:(��`:��`:P�(a:�0a:x�pa:[vxa:���a:Qv�a:Яb:��b:�Hb:�Pb:��b:��b:ئ�b:%��b:(�@c:3�Hc:P��c:<��c:x��c:E��c:��d:N� d:W�`d:r�hd:Ȱ�d:~��d:��d:���d:�8e:��@e:���e:ѝ�e:@��e:ڝ�e:`�f:�f:��Xf:�Q`f:͚�f:ѝ�f:���f:ڝ�f:б0g:�8g:��g:ѝ�g:0��g:ڝ�g:X�h:�h:��Xh:�Q`h:{��h:̝�h:`��h:՝�h:��0i:ޝ8i:�xi:��i:��i:��i:@�j:��j:x�`j:ѝhj:���j:ڝ�j:��j:��j:�8k:�Q@k:P��k:̝�k:x��k:՝�k:��l:ޝl:��Xl:�`l:8��l:��l:x��l:���l:��@m:ѝHm:���m:ڝ�m:(��m:��m:X�n:�Q n:�`n:ѝhn:���n:ڝ�n:���n:��n:�8o:�Q@o:��o:ѝ�o:��o:ڝ�o:�p:�p:1�Xp:�Q`p:��p:̝�p:��p:՝�p:H�0q:ޝ8q:x�xq:��q:���q:��q:ضr:��r:�`r:G�hr:@��r:S��r:8��r:`��r:h�8s:m�@s:���s:w��s:���s:���s:� t:��(t:�ht:Mpt:X��t:b��t:��u:b�u:��`u:��hu:��u:M�u:��u:b��u:�@v:MHv:X��v:b��v:0��v:���v:X� w:��(w:8�hw:Mpw:x��w:b��w:��x:�x:9�Hx:�Px:!��x:�@�x:��x:���x:=�0y:Xq8y:Ⱥxy:�Q�y:X��y:'��y:�z:	�z:�Pz:Z�Xz:��z:��z:(��z:m��z:H�({:�Q0{:u��{:'��{:���{:	��{:h�|:Z�|:��X|:m�`|:���|:�Q�|:��}:�@}:��H}:��P}:���}:Xq�}:���}:�Q�}:՟ ~:�(~:Ȼh~:�p~:��~:�X�~:�:u�:�H:�P:(��:��:h��:(��:�� �:1�(�:����::���:أȀ:G�Ѐ:��:U��:�`�::�h�:����:G���:8��:U���:`�@�::�H�:���:h���:t�Ђ:��؂:���:�� �:��`�:Ϡh�:����:G���:��:U���:�@�:ѝH�:����:����:�Є:ڝ؄:@��:� �:h�`�:�h�:����:���:Ⱦ�:ѝ�:p�H�:ڝP�:���:���: ��:ѝ�:H�(�:��0�:@�p�:ڝx�:x���:���:���:��:ؿH�:�P�:���:ѝ��:���:ڝ�:8�0�:�8�:`���:ѝ��:��ȉ:ڝЉ:#��:��:<�`�:ѝh�:U���:ڝ��:o��:���:��@�:ѝH�:����:ڝ��:��Ћ:�؋:�� �:�(�:��0�:@�8�:��@�:��H�:8�P�:��X�:0�`�:h�h�:0�p�: �x�:����:����:P���:0���:9���:MI��:�Z�:bI�: [ �:�I(�:��0�:bI`�:vIh�:�I��:�I��:�[�:�I�:`\�:�I �:�I(�:�\`�:�Ih�:��p�:�I��:�I��:�]��:W��:	��:���:`�: �:t�(�:{�X�:��:`�:|�h�:���:LU��:8��:���:���:�: �:��(�:`�`�: Uh�:0U��:�Q��:�Qؐ:�:�:_S�:oS�: �: �:��(�:��X�:@�:`�:��h�:����:��:��:����:��ؑ:@�:�:yM�:���:`�: �:�(�:�.X�:��:`�:.Kh�:���:��:��:���: �ؒ:�:�:8��:G� �:�K(�:�9X�: �:`�:�Kh�:���:��:��:/T��:0�ؓ:�:�:Z��:`��:`�: �:�Q(�:��X�:��:`�:#Uh�:W���:��:��:b���:���:t��:�� �:�S(�:uTX�:��:`�:��h�:����:����: ��:���:���:��: �:�S(�:H�`�:�+h�:����:��:��:�M��:��ؖ: �:�:�M�:���:��: �:�M(�:��X�:��:`�:�h�:����:����:��:�M�:"��:�: �:TN(�:7�X�: �:`�:M�h�:j���:��:��:�,��:W�ؘ:��:�:o��:@� �:��(�:��X�:`�:`�:��h�:����:��:��:QL��:��ؙ:��:�:�L�:���:@�: �:M(�:v�X�:@�:`�:��h�:����:�:��:����:��ؚ:��:�:
��:��:@�: �:+�(�:9�X�: �:`�:GNh�:`���:J���:��؛:��:�:\��:`��:��: �:(�(�:u�X�:��:`�:�Rh�:����: �:��::K��:��؜:@�:�:���:���:`�: �:T(�:ǍX�:��:`�:��h�:����:`�:��:����:��؝:��:�:���:��:`�: �:&�(�:�`�:?�h�:P���:U���:��؞:��:�:�<�:���:@�: �:U(�:b�X�:�:`�:�Th�:s���:K��:���:���:��:�: �:��(�: �X�:�:`�:zh�:l
��: �:��:����:@��:���:���:��: �:��(�:��X�:@�:`�:��h�:����:��:��:���: �ء:��:�:.��:�� �:D�(�:��`�:V�h�:c���:��:��:u���:��آ:�:�:���:���:�: �:(�:�WX�:��:`�:��h�:���:����:H�أ:�:�:���:��(�:��0�:p�p�:�x�:���:���:���:B��:��H�:^�P�:(���:����:p�إ:L�:�� �:��(�:p�0�:��h�:�p�:��x�:����: ���:���:@���:)��:h��:5�@�:M�H�:��P�:U���:e���:��Ч:p�ا:H��:�� �:�`�:��h�:����:����:0��:�P��:�8�:��@�:x���:����:��ȩ:��Щ:�ة:P��:���:�� �:��X�:��`�:��h�:���:����:`���:���:��:����:(�0�:L8�:X�@�:����:�Q��:�ȫ:2�Ы:��:��:(� �:?�X�:!�`�:X�h�:G���:S���:���:�Q�:��H�:P�P�:_�X�:G���:pW��:}��:���:��(�:��0�:��p�:��x�:����:����:���:���: �H�:�P�:����:���:X�د:��:x� �:�(�:��0�:.���:>���:��Ȱ:J�а:S��:�_�:�X�:q�`�:8�h�:����:����:���:���:��0�:��8�:��x�:,@��:���:
Ȳ:X��: �:��P�:�GX�:����:z��:���:���:�@�:>>H�:P���:����:x��:���:��0�:��8�:�x�:����:H���:�ȵ:�� �:��(�:��h�:=�p�:����:����:���:�W�:��H�:�P�:���:���:H�ط:��:p� �:)�(�:��h�:6�p�:���:�W��:���:�W�: �H�:�P�:H���:���:x�ع:��:�� �:)�(�:�h�:6�p�:����:�W��:(��:�U�:P�H�:�=P�:C���:\���:b�ػ:�U�:x� �:+C(�:h�:Lp�:����:�U��:|���:�Q�:��@�:�VH�:�V��:����:�Vн:mVؽ:�T�:�� �:��`�:�Qh�:�V��:��Ⱦ:���:��:
�`�:�Qh�:)���:>���:G��:M���:]�8�:r�@�:���:����:(��:}�:���:���:P�X�:��`�:x���:����:���:���:�0�:�P8�:P�x�:����:����:����:��:2��:��`�:��h�:���:����:�n�:��:H�P�:�X�:����:�/��:���:4���:�(�:��0�:�8�:4�p�:<�x�:H���:L���:����:<��:]��:��`�:t�h�:���:�.��:����:�.��:�@�:ZH�:���:����:@���:����:�� �:?�(�:W�h�:�p�:���:?W��:BS�:;*�:��P�:CWX�:����:����:8���:=��:h�(�:;0�:��8�:����:���:����:����:�� �:�Q(�:��h�:#�p�:	���:�I��:���:'��:�@�:��H�:2���:A���:��:N���:00�:[�8�:Xx�:h���:x��:q���:��:~��:��P�:B�X�:���:����:���:����:((�:��0�:Xp�:��x�:����:����:x�:�Q�:��H�:dP�:���:�L��:���:���:� �:�=(�:"�h�:�\p�:7���:O���:P���:��:�@�:��H�:d���:-)��:r���:����:���:�� �:��`�:��h�:����:����:����:>���:�8�:�.@�:v���:���:���:����:0��:4/�:C�X�:B�`�:U���:2���:a���:o���:t�@�:�QH�:����:����:��:����:8�:�� �:h`�:��h�:���:�Q��:���:	��:�P�:Z�X�:���:����:��:g���:80�:��8�:`x�:����:���:����:��:���:�`�:�Qh�:����:���:��:���: 8�: �@�:P��:/���:;���:S���:p�:b��:s�X�:��`�:���:����:����:����:��0�:��8�:���:���:���:]���:��:�.�:1�X�:�`�:N���:	���:��:���:00�:'�8�:Xx�:Z���:x��:6���:f� �:��(�:~�h�:�Qp�:���:����:��:	��:�H�:�P�:��:'���:0��:Z���:P �:6�(�:p��:	���:���:����:���:'��:�X�:Z�`�:���:	���:����:���:0�:'�8�:��x�:6���:����:Z���:� �:�Q(�:Xbh�:4�p�:8��:N��:`�:N�:�P�:/�X�:���:N��:=���:�W��:�(�:[�0�:��:Q���:H��:�Q��:x��:_�(�:u�0�:�p�:}�x�:���:����:��:o��:��`�:R�h�: 	��:����:P	�:�Q�:p	H�:�VP�:�	��:�V��:�	��:�V��:��(�:��0�:��p�:��x�:����:����:��:��:,�H�:?�P�:T���:r���:���:[���:
 �:�.(�:�-h�:�Gp�:H
��:�G��:�
�:���:�
H�:��P�:�
��:����:��:�Q��:��(�:��0�:@p�:çx�:����:����:p�:���:�H�:��P�:@��:�Q��:����:����:�0�:ç8�:�x�:����:���:����:��:���:P
`�:�h�:�
��:���:�
��:%���:�:2�@�:�+H�:C���:U���:\���:�H��:`@�:�QH�:����:���:���:���:��:�H �:`�:�Hh�:8��:u���:h�:����:�8�:��@�:��:�H��:��:�J�:� �:n(�:h�:BIp�:H��:�H��:��:�Q�:�QH�:�P�:@g��:���:��:�H�:� �:�H(�:�h�:u�p�:��:����:����:���:@@�:�HH�:`��:�J��:���:���:�(�:�0�:�p�:�Qx�:���:���:�:v��:0`�:�Kh�:X��:!���:0��:���:���:�@�:MIH�:h��:bI��:���:�I�:���:bI�:vI�:�I@�:�IH�:�P�:���:�I��:���:���:�I�:�:��:�I�:��:�@�:�IH�:�]P�:W���:V���:c���:`o;��:��:�;��;�8;�n;@;H;(�x;m;�;���;H�; l;�;��;�;�k;;u�;��8;�g;@;��H;���;8��;G��;�S�;�s�;f;;�Q;��8;�d;@;�H;��x;�b;�;QL�;���;�a;�;���;x�;``;;�;8;�_;@;/TH;0�x;�^;�;���;3�;@^;�;&��;�;J�;@8;�];@;ZH;@P;J�x;�];�;���;��;�[;�; U�;0U;��;��8;�X;@;��H;g�;t��;��; X;�;.K�;��;`V;;��; 8;�U;@;��H;��x;T;�;M�;v��;P;�;.��;�;+�;9�8;�N;@;|�H;P�;��;��;N;�;���;��;L;;�J;�J8;�K;@;�H;�x;@K;�;t��;���;��;x	;(�	;8	;`J;@	;�KH	;x	; H;�	;���	;MX�	;_S�	;�	;@G;
;��
;�@
;
�H
;-x
;�F;�
;\��
;`��
;F;�
;�L�
;���
;�D;;��;A8;C;@;TNH;7�x; B;�;���;K�;�A;�;�T�;s�;�K;�8;�@;@;��H;ex;�>;�;}�;��;`<;�;���;���;<;
;#U
;W�8
;�;;@
;�H
;��
;�R�
;��
;@;;�
;?��
;P ;	�;��8;`:;@;��H;��x; 8;�;b��;���;��;��;�7;;GN;`�@;��H;� x;�4;�;���;���;�1;�;�Q�;�Q�;�.;;�S;H�@;��H;`��;��;�;�,;�;T�;� �;@*;;�,;38; );@;��H;��x;&;�;z�;l
�; %;�;�+�;���;$;;U;��8;�!;@;�<H;�Vx;@ ;�;yM�;���;`;�;M��;I�;�;;(J;� ;^@;%HH;{�;���;�!�;���;H��;@;;�;("8;@;@;��H;���;���;p��;��;�;� ;��`;B�h;���;^��;(��;���;p�8;L@;���;���;p��;���;��;���;��; �;� ;@�X;)�`;h�h;5��;M��;���;U��;e��;��0;p�8;H�x;���;��;���;��;��;0�P;x"X;�"�;�P�;��;���;x�(;�P0;�p;�x;#�;���;��;��;�;P�H;��P;�X;`#�;���;���;���;���;���;� ;��(;��0;�#h;��p;`�x;���;��;���;(��;�;8$;h$@;LH;X�P;�$�;L�;X��;%�;	��;(;�0;0p;'�x;X�;6��;f�;Z�;x`;�h;�
�;��;�
�;%��; ;2�@ ;�QH ;�VP ;�%� ;�V� ;�V� ;��� ;�V!;mV !;�T`!;��h!;���!;�Q�!;��";�U";P�P";�=X";C��";\��";b��";L�";��(#;�U0#;|�p#;�Ux#;x��#;+C�#;$;N$;�%H$;NP$;��$;/��$;��$;N�$;=� %;��(%;��h%;=�p%;���%;���%;��&;A�&;H&;h�P&;x�&;N��&;0�&;q��&;� ';~�(';��h';[�p';X�';B��';��';��(;�@(;��H(;X�(;���(;���(;���(;x );�();�h);]�p);��);�.�);1��);�*;N�@*;��H*;�n�*;��*;H��*;��*;��+;�/ +;�`+;4�h+;�%�+;���+;��+;4��+;<��+;(&8,;L�@,;��H,;<��,;]��,;���,;E�,;p&(-;�0-;�&8-;�p-;�x-;�&�-;h�-;�&�-;�.;lX.;'H.;�P.;8'X.;��.;�Q�.;�Q�.;��.;@g0/;�8/;�x/;�H�/;��/;�H�/;�0;u�0;P0;��X0;���0;���0;@�0;�H�0;`(1;�J01;���1;�Q�1;���1;��1;2;�2; X2; �`2;P�2;/��2;;��2;S��2;p03;b�83;s�x3;���3;��3;���3;��4;��4;��P4;��X4;��4;��4;���4;x"�4;p'05;�P85;P�x5;2��5;�'�5;��5;�'6;�6;@(P6;�X6;�(�6;���6;�(�6;���6;()(7;��07;�)p7;�Px7;�)�7;�Q�7; 8;�Q(8;��h8;dp8;��8;�L�8;��8;�9;�@9;�=H9;"��9;�\�9;7��9;O��9;P�:;� :;�`:;�Kh:;(*�:;!��:; +�:;���:;��:;�+@;;?�H;;W��;;Q��;;H<;��<;�`<;>�h<;)�<;r��<;�,�<;���<;�,8=;}@=;-�=;C�=;(-�=;V�=;c�=;X-�=;w>;�>;�- >;�X>;�`>;�-h>;��>;�W�>; ��>;��>;H�0?;�8?;x�x?;��?;���?;)��?;�@;6�@;��P@;�WX@;(��@;�.�@;�-�@;�G�@;.0A;�G8A;`.�A;���A;�.�A;��A;�� B;��(B;~�hB;�QpB;��B;���B;�C;�QC;AHC;çPC;��C;��C;��C;���C;�. D;��(D;/�D;�Q�D;���D;���D;E;��E;8XE;��`E;h�E;���E;�F;�F;8/HF;=PF;h/XF;\F�F;;�F;�/�F;�F;���F;2�@G;nHG;�G;BI�G;H�G;�H�G;� H;�V(H;��hH;��pH;�H;���H;���H;��I;�@I;�HI;,��I;?��I;8�I;r��I;�J;[� J;
`J;CWhJ;�/�J;;*�J;0�J;?W�J;U@K;+CHK;80�K;Z�K;h0L;�QL;)�HL;>�PL;G��L;M��L;]��L;r��L;�0 M;��(M;(�hM;}pM;���M;���M;P�N;EN;rHN;�PN;��N;lX�N;��N;�Q�N;��(O;�I0O;�0pO;'�xO;(1�O;#��O;`1P;��P;��HP;��PP;���P;���P;���P;���P;�� Q;>�(Q;�hQ;�.pQ;v��Q;���Q;d��Q;�R;�@R;��HR;0��R;4/�R;C��R;-)�R;r�S;B� S;U�`S;2�hS;a��S;o��S;t�T;�QT;��HT;!�PT;_�XT;G��T;pW�T;}��T;��T;�1�T;� U;�(U;�10U;��U;t��U;��U;�.�U;��V;�.V;�`V;�QhV;���V;���V;��V;���V;@8W;ç@W;���W;��W;�W;���W;2 X;��(X;hX;v�pX;0�X;�Q�X;��Y;�Y;�PY;�XY;��Y;�H�Y;�Y;�H�Y;8(Z;u�0Z;hpZ;��xZ;��Z;���Z;[;�H[;�H[;�JP[;��[;�W�[;���[;��[;�0\;�8\;H�x\;��\;p��\;)��\;��];6�];�P];�WX];���];���];+�];��];A@^;�+H^;C��^;U��^;\��^;�Q�^;p	(_;�V0_;�	p_;�Vx_;�	�_;���_;��`;��`;��``;
h`;X��`; �`;���`;�G�`;��8a;z@a;���a;���a;��a;�Q�a;��(b;	�0b;�pb;Z�xb;��b;�Q�b;��c;��c;�Pc;��Xc;��c;ç�c;��c;��c;82(d;��0d;X2�d;�Q�d;x�d;_��d;u��d;�e;}�e;�Xe;��`e;��e;o��e;��f;�Wf;�Hf;�QPf;�Xf;�W�f;[��f;�f;�V�f;�2 g;%�(g;\0g;y�g;���g;�2�g;���g;�2h;��h;X3Xh;��`h;�3�h;���h;�3�h;��h;��0i;�8i;X�xi;��i;x��i;��i;���i;.�j;�j;P4Pj;�Xj;�4�j;��j;�4�j;��j;H5(k;�0k;�58k;�pk;�xk;6�k;h6�k;��k;�6 l;n(l;�6hl;�Hpl;�6�l;BI�l; 7m;�Qm;�Hm;S�Pm;���m;2��m;��m;!��m;`7�m;G� n;%�(n;�70n;hn;�pn;�7xn;?��n;���n;�o;�o;�`o;>�ho;���o;J��o;S��o;�_�o;�78p;q�@p;�Hp;���p;!��p;&�p;�8�p;�Iq;`�; q;	�(q;�JXq;��;`q;dUhq;9�q;��;�q;�Q�q;�Q�q;��;�q;_S�q;oSr;��; r;��(r;��Xr;��;`r;��hr;9�r;`�;�r;�I�r;K�r;W��r;(J�r;� �r;^ s;��(s;69Xs;��;`s;R9hs;�K�s;��;�s;yM�s;���s;`�;�s;]9�s;�Kt;��; t;o9(t;x9Xt;��;`t;�ht;�.�t;`�;�t;�9�t;/�t;��;�t;�K�t;�9u; �; u;�K(u;�KXu;��;`u;�9hu;�9�u;@�;�u;݌�u;�9�u;��;�u;�9�u;�9v;�; v;:(v;:Xv;�;`v;�Qhv;���v;`�;�v;-:�v;A:�v;�;�v;�S�v;uTw;`�; w;bI(w;L`w;�Ihw;��pw;bI�w;\:�w;e:�w;@�;�w;��w;}:x;��; x;��(x;��Xx;��;`x;�+hx;���x;��;�x;�:�x;�:�x;��;�x;"N�x;�:y; �; y;�:(y;(LXy;��;`y;QLhy;���y;��;�y;�L�y;���y;�;�y;M�y;v�z;�; z;�:(z;�:Xz;��;`z;�:hz;���z;��;�z;�I�z;��z;��z;�I�z;PL�z;�I {;�I({;�0{;�`{;�Ih{;xLp{;�I�{;�:�{;	;�{;`�;�{;;�{;*;|;��; |;GN(|;�LX|; �;`|;Zh|;�L�|;��;�|;(��|;�|;`�;�|;>;�|;\;};@�; };v;(};�L0};>;X};@�;`};�;h};HM�};�;�};�;�};�M�};�;�};�;�};�;�};�;~;`�; ~;T(~;�M0~;�;X~;`�;`~;�;h~;<�~;��;�~;<�~;/<�~;�;�~;C<�~;(N�~;<;�; ;S<(;d<X;@�;`;��h;��;��;�;�<�;�<�;`�;�;}�;��;��; �;�<(�;�<X�;��;`�;�<h�;`N��;��;��;U��;��؀;��;�;�<�;���; �; �;�<(�;
=X�;��;`�; =h�;*=��; �;��;E=��;�N؁;��;�;���;Q=�; �; �;��(�;K�X�;��;`�;MIh�;�Z��;vI��;�I�;u��;_=�;@�; �;m=(�;�NX�;��;`�;��h�;����;��;��;��;�=؃; �;�;�=�;�=�;@�; �;�(�;�=X�;�;`�;\�h�;`���;�;��;fK��;�=؄;��;�;�N�;O�;��; �;��(�;8OX�; �;`�;�h�;8O��; �;��;����;�O�;�P�;�O@�;�H�;(P��;�@��;hPІ;!�؆;�P�;�= �;�P`�;�=h�;Q��;�=��;@Q�;>��;xQ8�;$>@�;�QH�;5>��;>>��;�Q��;O>Ȉ;X>Ј;0R؈;i>�;r>�;pR �;�>X�;�>`�;�Rh�;�>��;����;�R�;��;SH�;=P�;HSX�;\F��;�F��;�S��;�>�;��;�S@�;�>H�;T��;�>��;8TЋ;�>؋;�>�;�> �;hT`�;?h�;�T��;�QȌ;�T �;��(�;�Uh�;��p�;XV��;���;�V��;��;`W@�;B�H�;�W��;^���;�WЎ;��؎;0X�;$? �;pX`�;[?h�;�X��;3?��;�X�;A?��;8Y8�;Y�@�;pY��;L��;��Ȑ;��А;�Yؐ;�Y�;��;Z �;8ZX�; �`�;�Zh�;[��;M���;([��;K?�;L�;`[0�;f?8�;�[x�;n?��;�[��;w?Ȓ;\�;���;0\P�;�?X�;X\��;�?��;�\�;�?�;�\�;�?(�;4�0�;�\8�;�?p�;�?x�;�\��;�?��;�?��;�\�;4��;�\�;]H�;
P�;8]X�;p]��;VC��;�]ؕ;�?�;�] �;�?(�;�]0�;�?h�;LCp�;0^��;9��;�^��;0�;�^@�;��H�;H_��;����;�_З;�ؗ;�?�;` �;�.(�;X`h�;�Qp�;X`x�;�.��;2���;�`��;!��;�`�;@@�;%�H�;�7P�;@��;�Q��;�`�;��;8a��;�0�;!�8�;pa@�;G���;1Z��;�aȚ;BZК;�a�;@�;�aX�;%@`�;0b��;SZ��;hb�;dZ�;�b0�;uZ8�;�bx�;�Z��;�b��;0@Ȝ;(cМ;<@�;E@�;hc�;Q@P�;Z@X�;�c`�;f@��;o@��;�c��;{@�;�@�;(d�;�@(�;�@0�;hd8�;�@��;�@��;�dȞ;�@О;�@ �;�(�;�@��; ��;�dȟ;
П;e �;�@(�;0eh�;�@p�;Xex�;A��;AȠ;�e �;$A(�;�eh�;1Ap�;f��;AA��;f��;1A��;QA�;Pf@�;ZAH�;�f��;�Q��;�f�;�:�;�f0�;�I8�; gx�;t���;Xg��;cAȣ;�g�;gA�;�gP�;\�X�;h��;lA��;xh��;sA�;|A�;�h(�;�A0�;�h��;�A��;8iȥ;�AХ;piإ;�A�;�A�;�iX�;�A`�;�i��;�S��;(j�;�A�;`j0�;�A8�;�jx�;�A��;k��;�Aȧ;�kЧ;B�;B�;�k�;-BP�;@BX�;l`�;VB��;iB��;Pl�;G�;�l(�;b0�;�lp�;�x�;m��;uB��;}��;`m�;�B�;�m�;�`�;<_h�;�m��;iBȪ;(n�;�B�;(n�;iBP�;GX�;`n��;b��;�n�;}�;�n@�;�.H�;o��;�.��;Po�;�B�;�o(�;�B0�;�o8�;�Bp�;�Bx�;�o��;�B��;�oȭ;�B�;�B�;�oH�;�BP�;p��;�B��;8pخ;�B�;pp �;C(�;�ph�;Cp�;�p��;t�ȯ;q�;#C�;�q`�;�h�;�q��;1C��; r�;�/��;Xr8�;�M@�;�r��;4���;�r�;���;8s@�;8CH�;�s��;AC��;�sв;KCز;(t�;UC �;�r`�;_Ch�;xt��;gC��;�t�;?W��;BS8�;�@�;0u��;����;`uȴ;�д;�u �;�(�;�uh�;wCp�;0v��;G�ȵ;�v�;}C�;�v`�;�Ch�;�w��;�C��;�w�;�C��;x8�;�C@�;Px��;�.��;�xȷ;�Rз;�x�;��;�xX�;�=`�;y��;�C��;8y�;�C�;`y0�;�C8�;�yx�;O���;�y��;�ȹ;�y�;���;zP�;�X�;8z��;�.��;`z�;�C�;�z(�;�C0�;�zp�;�Cx�;�z��;�C��;{�;	D�;8{H�;DP�;`{��;�I��;�{ؼ;�I�;�{ �;"D(�;*Dh�;GDp�;|��;2���;(|�;���;H|H�;��P�;p|��;����;�|ؾ;���;�| �;PD(�;�|��;�Q��;(}ȿ;҉п;h}�;��;�}X�;@�`�;�}��;�.��;(~�;��;(~0�;�8�;h~x�;���;�~��;���;�~ �;��(�;@0�;ZDh�;jDp�;@x�;����;�>��;p��;�.�;��;I@�;oDH�;�P�;�D��;���;���;�D��;`�(�;�D0�;��8�;�D��;�D��;���;�D��;X��;N�;��X�;�D`�;����;����;0���;f��;0���;��@�;�DH�;`���;MI��;����;�D��;��;
E �;X�`�;�Wh�;���;!E��;��;�R�;p�`�;}�h�;����;u���;+E�;��;�H�;GEP�;0�X�;�>��;`E��;����;{E��;�E��; ���;i> �;�E(�;��0�;O>h�;�Ep�;؆x�;5>��;�E��;���;�E�;��;�EH�;�FP�;p���;�F��;����;F��;Ї �;F(�;�h�; Fp�;@���;hF��;����;|F��;(F�;Ȉ�;4F@�;EFH�;X���;BF��;����;UF��;eF��;Љ��;yF�;�F �;�(�;�F`�;�Fh�;P���;�F��;����;�F��;��8�;�F@�;؊��;�F��;���;�F��;(��;d��;P�X�;G`�;��h�;G��;�.��;����;����;�@�;zH�;����;[���;2G��;NG��;��0�;cG8�;؍x�;xG��;���;�G��;H� �;�Q(�;��h�;�Gp�;����;�G��;���;�G�;�@�;�GH�;@���;�.��;p���;�Q��;����;��(�;��0�;��8�;��p�;��x�;����;ç��;P��;ܧ�;��`�;��h�;ؐ��;����;ؐ��;����;����;(�8�;ç@�;����;ܧ��;����;�G��;�(�;�G0�;`�p�;�Gx�;����;���;�K�;�G�;�`�;�h�;�p�;H��;H��;@���;	H��;x��;H8�;�@�;ؓ��;!H��;���;3H��;X�(�;9H0�;��8�;EHp�;SHx�;����;[H��;��;wH�;@�`�;nh�;h���;BI��;����;�H��;�8�;'W@�; ���;�J��;����;�H��;ؖ(�;�H0�; �p�;`�x�;����;�H��;З�;�H�;�H�;�HP�;H���;�H��;����;�H��;ؘ �;�(�; �h�;np�;h���;n��;���;BI�;�P�;�HX�;0���;�H��;p���;���;Ț(�;I0�;�p�;'Wx�;H���;�H��;���;�H�;��P�;IX�;���;`���;H���;�H��;��(�;�H0�;!Ip�;�Hx�;����;n��;��;>I�;P�H�;�HP�;P�X�;>I��;���;����;�H��;NI �;eI(�;��h�;tIp�;���;�I��;H��;�I�;���;�I`�;�h�;���;C���;����;��;�;Y��;n�8�;�;@�;��H�;����;C���;����;��;��;Y���;n���;�;�;���;�H�;��P�;(���;¤��;h���;ʤ��;�� �;Ҥ(�;�h�;ݤp�;���;���;X���;���;��@�;�H�;����;����;���;N���; �0�;��8�;X�x�;����;����;&���;���;.��;6�P�;G�X�;���;W���;8���;d���;��@�;	�H�;�Jx�;@`<��;dU��;9��;`	<��;�Q��;�Q��;@\<�;_S�;oS8�;@Z<@�;��H�;��x�;�W<��;����;9��;�V<��;�I��;K��;W��;(J�;� �;^@�;��H�;69x�;�U<��;R9��;�K��;U<��;yM��;����;�S<�;]9�;�K8�;�R<@�;o9H�;x9x�;�R<��;���;�.��;@P<��;�9��;/��;M<�;�K�;�98�;�K<@�;݌H�;�9x�;�J<��;�9��;�9��;E<��;:��;:��;@C<�;�Q�;��8�;�B<@�;�SH�;uTx�;�A<��;bI��;L��;�I��;����;bI�;��;}:8�; A<@�;��H�;��x�;�N<��;�+��;����;�@<��;����;����;�?<�;"N�;�:8�;�=<@�;�:H�;(Lx�;�<<��;QL��;����;@;<��;�L�;����;9<�;M�;v�8�;�5<@�;�:H�;�:x�;5<��;�:��;����;`2<��;�I�;��;��;�I�;PL�;�I@�;�IH�;�P�;���;�I��;xL��;�I��;�:�;	;��;�1<�;;�;*;8�;`1<@�;GNH�;�Lx�;�0<��;Z��;�L��; 0<��;J��;�L�;Z��; 0<�;(��;8�;/<@�;>;H�;\;x�;�-<��;v;��;�L��;>;��;�-<��;�N�;h���;�,<�;�;�;�;8�;�*<@�;TH�;�MP�;�;x�;�*<��;�;��;<��; *<��;<�;/<��;�'<�;C<�;(N�;<8�;�'<@�;S<H�;d<x�;�&<��;����;���;`%<��;}�;���;�"<�;�<�;�<8�;�!<@�;UH�;��x�;� <��;�=��;�=��;`<��;�<�;
=��;  <�; =�;*=8�;�<@�;ҥH�;�x�;�<��;���;���;ҥ��;�<��;���;K���;@<�;MI�;�Z@�;vIH�;�I��;u���;_=��;�<��;m=�;�N��;�<�;���;��8�;�<@�;H�;�=x�;@<��;�K��;�K��;�<��;E=�;�N��;@<<\�<`�8<`<@<�H<�=x< <�<fK�<�=�<�<�<\:�<���<�<<�<<�8<`<@<��H<+�x<<�<���<8O�<�	<�<��<8O�<�	<<�<��`<<_h<���<���<�R <�(<�S�<MI�<���<
E�<��<D�<�D<��`<�h<S�<=�<HS�<\F�<�F�<�S<�>@< H<�d�<
�<e�<[��<2G(<NG0<��p<cGx<��<xG�<H�<�G<��`<�>h<T�<V��<ث�<�>�<8T8<i�@<�>�<�>�<hT�<?�<�T	<{�	<�`	<�Qh	<�T�	<���	<�U
<��
<XVP
<�X
<�V�
<��
<`W�
<B��
<�W(<^�0<�Wp<��x<0X�<$?�<pX<[?<�XH<3?P<�X�<A?�<8Y�<Y��<pY 
<L(
<��h
<��p
<�Yx
<�Y�
<��
<Z�
<8Z�
< �<�Z<[@<M�H<([P<K?�<L�<`[�<f?�<�[<n? <�[`<w?h<\�<���<0\�<�?�<X\8<�?@<�\�<�?�<�\�<�?�<4��<�\�<�?<4�<�\ <]X<�?`<�\�<
�<8]�<p]�<VC�<�]0<�?8<�]x<LC�<0^�<9�<�^<0<�^P<��X<H_�<���<�_�<��<�?�<`@<�.H<X`�<�Q�<X`�<�.�<2��<�`<!� <�`(<��`<%�h<�7p<@�<�Q�<�`<�<8a<�P<!�X<pa`<G��<���<(��<���<h�(<��0<���<1Z�<��<BZ�<�<SZ<hbX<dZ`<�b�<uZ�<@��<�Z�<p�0<0@8<(c@<<@x<E@�<hc�<Q@�<Z@�<�c�<f@<o@<�c<{@P<�@X<(d`<�@�<�@�<hd�<�@�<��<(P(<�@0<hPp<!�x<�P�<�=�<�P<�=<QH<�=P<@Q�<>�<xQ�<$>�<�Q�<5> <>>(<�Q0<O>h<X>p<0Rx<i>�<r>�<pR�<�>�<�><�R<�>@<�@H<�d�<�@�<�@�<���<��(<��0<��8<���<�@�<0e�<�@�<Xe�<A  <A( <�e� <�Q� <�f� <�I� < g!<t�!<XgX!<cA`!<�g�!<�A�!<`j�!<�A�!<�j0"<�A8"<�x"<��"<��"<�A�"<�k�"<B#<B#<�k#<-BP#<@BX#<l`#<VB�#<iB�#<Pl�#<G�#<�l($<b0$<�lp$<�x$<m�$<uB�$<}�$<`m%<�B%<�m%<�`%<iBh%<(n�%<�B�%<(n�%<iB�%<G�%<`n8&<b@&<�n�&<}�&<�n�&<�.�&<o('<�.0'<Po�'<�B�'<�o�'<�B�'<�o�'<�B(<�B(<�oX(<�B`(<�o�(<�B�(<�o�(<�B�(<�B�(<8p0)<�B8)<ppx)<C�)<�p�)<C�)<�p *<t�(*<qh*<#Cp*<�q�*<��*<�q+<Ȧ+<h�P+<1CX+< r�+<�/�+<Xr�+<�/�+<��(,<�M0,<�rp,<4�x,<خ�,<���,<�-<�P-<��P-<�X-<(��-<Ц�-<x��-<8C�-<�s(.<AC0.<�sp.<KCx.<(t�.<UC�.<�r/<_C/<xtH/<gCP/<�t�/<?W�/<BS�/<��/<0u 0<��(0<`uh0<�p0<�u�0<��0<�u1<wC1<0v`1<G�h1<�v�1<�C�1<�w2<�C2<�`2<�.h2<h��2<�R�2<�x�2<��2<��83<��@3<���3<�C�3<��3<�C�3< �4<�C4<H� 4<DX4<D`4<H��4<O��4<��5<��5<zH5<�P5<8z�5<�.�5<`z�5<�C�5<ۦ(6<�C06<�zp6<�Cx6<�z�6<�C�6<{7<��7<8{H7<DP7<`{�7<�I�7<�{�7<�I�7<�{ 8<�(8<*Dh8<B�p8<���8<2��8<(|9<��9<H|H9<��P9<p|�9<���9<�|�9<��9<��9<�| :<��(:<�|0:<�h:<�p:<�|�:<PD�:<�|�:<%��:<%�;<�|@;<�QH;<(}P;<�.�;<�.�;<(}�;<҉�;<h}<<� <<�}`<<@�h<<�}�<<��<<(~=<�=<h~P=<��X=<��=<�.�=<��=<���=<@�=<ZD(><jD0><@8><��p><�>x><p�><�.�><��><I?<oD?<H�?<�DH?<�P?<��?</��?<���?<B��?<�0@<V�8@<0�x@<e��@<x��@<�D�@<�� A<��(A<0�hA<fpA<0�xA<���A<�W�A<�B<�.B<�PB<!EXB<�`B<�.�B<}��B<���B<u��B<+E@C<�HC<��C<GE�C<0��C<�>�C<�E�C< ��C<i>D<�E D<��(D<O>`D<�EhD<؆pD<5>�D<�E�D<��D<�EE<�E<�EHE<�FPE<p��E<�F�E<���E<F�E<Ї F<F(F<�hF< FpF<@��F<hF�F<���F<|F�F<EFG<X�@G<BFHG<��PG<UF�G<eF�G<Љ�G<yF�G<�F�G<��G<�FH<(F H<Ȉ(H<4F`H<�FhH<���H<�F�H<��H<�F�H<�8I<�F@I<؊�I<�F�I<8��I<�F�I<`�J<d�J<P�XJ<G`J<��hJ<G�J<�.�J<���J<u��J<��0K<��8K<��K<�Q�K<���K<�G�K<��L<�GL<�XL<�G`L<��L<�G�L<@�M<��M<��HM<��PM<��XM<���M<���M<���M<ç�M<P� N<ܧ(N<���N<���N<���N<���N<���N<��O<��O<��XO<ç`O<P��O<ܧ�O<���O<���O<�@P<��HP<8��P<ç�P<���P<ܧ�P<��Q<�� Q<8�(Q<��`Q<��hQ<��pQ<ç�Q<ҧ�Q<���Q<ܧ�Q<���Q<��8R<��@R<���R<�G�R<`��R<��R<�K(S<�G0S<���S<��S<��S<H�S<H�S<@�T<	HT<x� T<HXT<�`T<ؓ�T<!H�T<�U<3HU<X�HU<9HPU<��XU<EH�U<SH�U<���U<[H�U<�(V<wH0V<@��V<n�V<h��V<��V<��W<BIW<�� W<�XW<I`W<���W<�H�W<ؖ�W<�H�W< �0X<`�8X<��xX<��X<З�X<�H�X<З�X<�Y<�HY<H�PY<�HXY<���Y<��Y< ��Y<n�Y<h�@Z<nHZ<���Z<��Z<��Z<�H�Z<0�[<�H [<p�`[<�h[<Ț�[<I�[<��[<'W�[<H�@\<�HH\<���\<�H�\<���\<I�\<�]<`� ]<H�`]<�h]<���]<�H�]<!I�]<�H�]<��8^<n@^<��^<���^<P��^<�H�^<P��^<��_<�_<��X_<�H`_<NI�_<��_<��_<&��_<<�@`<�IH`<H��`<�I�`<���`<C��`<��a<�d< a<Y�(a<n�Xa< b<`a<��ha<���a<C��a<���a<�d<�a<Y��a<n�b< b< b<��(b<�hb<��pb<(��b<¤�b<h��b<ʤc<��@c<ҤHc<��c<ݤ�c<��c<��c<X�d<�� d<��`d<�hd<���d<���d<�e<N�e< �Pe<��Xe<X��e<���e<���e<&��e<��(f<.�0f<6�pf<G�xf<��f<W��f<8�g<d�g<��`g<MIhg<�Z�g<vI�g<�I�g<bI�g<L h<�I(h<��0h<bI`h<�Ihh<Kph<W��h<(J�h<� �h<^�h<dU�h<9i<��< i<�Q(i<�QXi<�<`i<_Shi<@��i<��<�i<���i<���i<��<�i<���i<Hj<��< j<R9(j<�KXj<��<`j<
�hj<�Z�j< �<�j<yM�j<�Z�j<
��j<�=�j<�=k< �< k<�(k<�.Xk<��<`k<�9hk</�k<��<�k<�K�k<%��k<��<�k<@��k<L�l<��< l<݌(l<j�Xl<��<`l<�9hl<�9�l<��<�l<:�l<:�l<�<�l<�S�l<p�m<��< m<\:(m<��Xm<��<`m<�hm<}:�m<@�<�m<���m<���m<@�<�m<�+�m<��n<��< n<"N(n<�:Xn< �<`n<|�hn<���n<��<�n<QL�n<���n<@�<�n<�L�n<��o<��< o<M(o<v�Xo<�<`o<�:ho<���o<��<�o<�:�o<	;�o< �<�o<;�o<*;p<��< p<GN(p<��Xp< �<`p<��hp<69�p<��<�p<J��p<���p<�<�p<(��p<q<`�< q<��(q<��Xq<@�<`q<>;hq<��pq<���q<@�<�q<¸�q<��q< �<�q<�N�q<��q<¸r< �< r<�;(r<(�Xr< �<`r<�;hr<P��r<��<�r<<�r<���r<��<�r<S<�r<d<s<�< s<��(s<��Xs<��<`s<��hs<�n�s<��<�s<�<�s<��s<��<�s<U�s<��t<@�< t<�<(t<�Xt<�<`t< =ht<	��t<@�<�t<��t<��t<@�<�t<���t<K�u<��< u<u�(u<_=Xu<��<`u<\�hu<`��u< |<�u<)��u< ��u<�<�u<m=�u< ��u<)�v<�< v<��(v<��Xv<�<`v<hv<��v<�<�v<<��v<C��v<@�<�v<_��v<g�w<��< w<}(w<�Xw< �<`w<�Qhw<���w<��<�w<��w<���w<}<�w<]9�w<�Kx<�{< x<�(x<�=Xx<`{<`x<	�hx<�J�x<{<�x<�A�x<���x<@z<�x<���x<+�y<�y< y<�<(y<�Xy<�z<`y<��hy<8O�y<��<�y<��y<8O�y<��<�y<��y<��@z<�.Hz<H��z<<_�z<��{<��{<��`{<�h{<�S�{<�G�{<�� |<�(|<Sh|<=p|<HSx|<\F�|<�F�|<�S�|<�>}<̹}< �H}<عP}<p��}<��}<���}<��}<�� ~<��(~<0�h~<�p~<h��~<ȹ�~<���~<Թ<�@<�H<`��<��<���<���<���<� �<8�`�<�h�<����<$���<���<���<��8�< �@�<8���<}���<��ȁ<u�Ё<+E �<�A(�<��0�<Bh�<Bp�<��x�<-B��<@B��<(���<VB��<iB�<x�@�<GH�<����<b��<�Ѓ<�؃<m�<uB�<} �<h�`�<�Bh�<��p�<���<z�Ȅ<��<���<��P�<��X�<@���<����<���<���<�@�<0�H�<h���<?���<��І<H�؆<h��<� �<(�`�<��h�<����<P���<���<T���<��@�<��H�<X���<ڲ��<��Ј<�1؈<���<r� �<8�`�<��h�<����<����<���<����<�8�<��@�<h���<����<��Ȋ<ڲЊ<���<�1�<0�X�<r�`�<����<����<���<���<8�0�<��8�<��x�<����<����<��Ȍ<�U�<���<XVP�<��X�<�V��<���<�V��<���<��<`W(�<B�0�<�Wp�<^�x�<�W��<ź��<0X�<���<0X�<źH�<кP�<8���<J��<�X؏<޺�<�X �<�(�<�X0�<޺h�<��p�<x���<A?��<x���<����<Y��<pY@�<LH�<����<���<����<��Б<��ؑ< ��<� �<Z(�<X�`�< �h�<��p�<(���<M���<P���<��<L��<`[8�<f?@�<�[��<2���<�[ȓ<:�Г<\�<Z��<0\X�<B�`�<X\��<�M��<����<J��<�M�<8]��<��0�<PM8�<�\x�<b���<����<v�ȕ<��<���<H�P�<4�X�<�\`�<PM��<4���<�\��<���<���<���<�(�<��0�<��8�<��p�<»x�<@���<VC��<�]�<�?�<�]H�<LCP�<0^��<9��<�^ؘ<0�<�^ �<BC(�<H_h�<��p�<�_��<���<�?��<h��<�.�<��H�<�QP�<��X�<�.��<2���<��ؚ<!��<��<ʻ �<%�(�<@�0�<ֻh�<�p�<��x�<���<���<����<��<�Q�< �H�<�.P�< �X�<�Q��<����<��؜<���<�� �<��(�<�ih�<!�p�<@�x�<G���<���<����<��<1Z�<��H�<BZP�<����<SZ��<�؞<dZ�<H� �<uZ(�<x�h�<�Zp�<����<���<����<��<�@�<0@H�<#�P�<'���<E@��<#���<2�Р<Z@ؠ<#��<=��<o@ �<#�(�<H�`�<�@h�<#�p�<S���<�@��<#���<^��<i���<#��<u�8�<��@�<#�H�<����<���<8�Ȣ<!�Т<�P�<�=�<�PX�<�=`�<Q��<�=��<@Q�<>�<xQ0�<$>8�<�Q@�<5>x�<>>��<�Q��<O>��<X>Ȥ<0RФ<i>�<r>�<pR�<�>P�<�>X�<�R`�<�>��<�@��<`��<�@�<��@�<�@H�<����<�@��<Xe��<A�<A�<�@�<�QH�<����<�.��<����<�QЧ<�Iا<@��<t� �<��`�<cAh�<|���<�AȨ<`j�<�A�<�jP�<��X�<����<b��<@��<G�<��0�<}8�<��x�<iB��<���<V�Ȫ<0��<e��<x�P�</�X�<����<B���<��<�.�<o(�<�.0�<@���<C��<��Ȭ<CЬ<���<�B�<�X�<�B`�<0���<�B��<P��<�B�<��0�<�B8�<����<Ҽ��<qȮ<t�Ю<qخ<Ҽ �<1C(�<x�h�<�/p�<����<�M��<����<Ȧ�< �@�<�/H�<H���<4���<��а<�ذ<�� �<��(�<�h�<�Pp�<����<���<(���<Ц�<x�@�<KCH�<@���<8C��<��в<ACز<��<UC �<X�`�<;*h�<����<gC��<�t�<?W��<��8�<_C@�<8���<���<0u��<߼�<���<��(�<�0�<���<[H��<�ȵ<wHе<� �<wC(�<p�h�<�p�<����<G�ȶ<�v �<�C(�< �h�<�Cp�<����<bȷ<��<O��<�yP�<�RX�<�x��<D��<@��<��<�x(�<�C0�<8yp�<�Cx�<`y��<
���<���<��<��H�<��P�<����<+���<(|غ<2��<(|�<+� �<;�(�<|h�<B�p�<|x�<;���<�C��<�z��<J��<�@�<�CH�<0���<Z���<�{��<�Iм<�Iؼ<h��<�� �<��`�<e�h�<�{p�<�I��<�I��<�{�<�C��<��8�<�@�<���<�C��<@�Ⱦ<o�о<h��<D�<`{X�<-)`�<����<����<���<���<��@�<�H�<����<@���<��<҉�<@��<�. �<��`�<�Qh�<��p�<�.��<���<�� �<�>(�<�h�<�.p�<�x�<I��<����<ݽ��<����<jD�<ݽ�<��@�<	�H�<h���<���<���<���<�D��<-�@�<��H�<����<MI��<����<
E��<���<D�0�<�D8�<����<�W��<���<�.��<P��<%��<�� �<ֻX�<!E`�<��h�<�.��<[���<P��<��<��H�<GEP�<0�X�<�>��<�E��< ���<i>��<�E��<����<O> �<�E(�<؆0�<5>h�<�Ep�<�x�<�E��<���<(��<�F�<`�P�<�FX�<����<F��<���<F��<��(�< F0�<�p�<�Fx�<Ȉ��<�F��<(F��<Ȉ��<4F�<hF�<���<|FH�<EFP�<��X�<XF��<BF��<X���<UF��<H���<����<G �<�F(�<��h�<U�p�<p���<�F��<(���<m��<��@�<�FH�<����<�.��< ���<����<�0�<u�8�<����<�G��<����<�G��<��<�G�<�X�<�G`�<����<�Q��<H���<�.��<p���<�Q@�<��H�<x���<����<����<����<���<ç �<0�`�<ܧh�<����<����<����<����<�8�<��@�<���<����<x���<����<���<���<��X�<ç`�<0���<ܧ��<����<����<��0�<��8�<�x�<����<���<ž��<8� �<�>(�<��h�<V�p�<ث��<�>��<8T��<?�<�@�<�>H�<���<{���<H���<i���<x� �<H(�<@�h�<	Hp�<�x�<H��<���<���<H��<��<ؓ@�<!HH�<���<3H��<0���<SH��<h�0�<9H8�<����<BI��<����<���<����<BI�<n�<�X�<I`�< ���<Ծ��<p���<�H��<p���<Ծ0�<׾8�<��x�<�H��<����<׾��<`���<��<�H�<h�P�<>IX�<����<�H��<����<>I��<���< �(�<n0�<��p�<�Hx�< ���<BI��<`��<��<`��<BIP�<�HX�<����<n��<���<���<8�(�<'W0�<p�p�<Ix�<����<�H��<��<Ծ�< �H�<�HP�< �X�<Ծ��<׾��<X���<�H��<X���<׾ �<I(�<��h�<`�p�<���<���<P���<�H�<��@�<>IH�<���<����<���<>I��<�H��<���<>I�<eI �<��`�<�h�<���<tI��<���<���<H�8�<�H@�<x���<n��<����<�Q��<�T@�<MIH�<�Z��<vI��<�I��<bI��<L�<�I�<���<bI@�<�IH�<KP�<W���<(J��<� ��<^��<dU��<9��<g=�<�Q�<�Q8�< b=@�<_SH�<@�x�<�_=��<����<����<�\=��<����<H��<@[=�<R9�<�K8�<`Z=@�<
�H�<�Zx�<�X=��<yM��<�Z��<
���<�=��<�=��<@V=�<��<�.8�<�S=@�<�9H�</x�<�S=��<�K��<%���<@O=��<@���<L���<`=�<݌�<j�8�<`N=@�<�9H�<�9x�<�I=��<:��<:��<�G=��<�S��<p���<@F=�<\:�<��8�< E=@�<�H�<}:x�<�D=��<����<����<Q=��<�+��<����<`D=�<"N�<�:8�<@B=@�<|�H�<��x�<�A=��<QL��<����<`@=��<�L��<����<@=�<M�<v�8�<`:=@�<�:H�<��x�< 8=��<�:��<	;��<�7=��<;��<*;��< 7=�<GN�<��8�<�6=@�<��H�<69x�<�5=��<J���<����<@5=��<(���<��<�3=�<���<��8�<�2=@�<>;H�<��P�<��x�<�2=��<¸��<���<�1=��<�N��<���<¸��<�1=�<�;�<(�8�<�/=@�<�;H�<P�x�<�.=��<<��<����<�,=��<S<��<d<��<@,=�<���<��8�< +=@�<��H�<�nx�<*=��<�<��<���< )=��<U��<����<�'=�<�<�<�8�<@'=@�< =H�<	�x�<�&=��<���<���< =��<����<K���<&=�<u��<_=8�<�"=@�<\�H�<`�x�<��<��<)���<�N��< =��<����<����< =�<	��<8�<��<@�<H�<�x�< =��<<���<C���< =��<_���<g���<�=�<}�<�8�<=@�<�QH�<��x�<��<��<���<����<��<��<]9�<�K��<`�<�<��<�=8�<�<@�<H�<P�<x�<��<��<��<��<��<��<�<�<���<`�<�<5�<O8�<�<@�<��H�<+�x�<D=��<����<8O��<�
=��<��<8O��<�
=�<c�<8`�<<_h�<����<�G�<��<z�<P�<%�X�<h`�<l��<���<��<��<(�<�0�<�p�<�x�<���<���<p�<��<'�<��<8
H�<P�<p
X�<���<�I��<��<��<�S`�<�Gh�<����<��<S�<=�<HS�<\FP�<�FX�<�S`�<�>��<̹��< ��<ع�<p�0�<�8�<��x�<���<����<���<0��<��<h�P�<�X�<����<}���<��=�A=��=BH=BP=��X=-B�=@B�=(��=VB�=iB�=x� =G(=��h=bp=��=��=m�=uB�=}=h�@=�BH=��P=��=z��=��=���=��0=��8=@�x=���=�=���=� =0�(=h�h=�p=��=H��=h��=�=(�@=��H=���=P��=���=T��=�� =��(=X�h=ڲp=���=�1�=���=r�=8�@=��H=���=���=���=���=�=�� =h�`=��h=���=ڲ�=���=�1�=0�8	=r�@	=���	=���	=���	=���	=8�
=��
=��X
=��`
=���
=���
=�U�
=���
=XV0=��8=�Vx=��=�V�=���=��=`W=B�=�WP=^�X=�W�=���=0X�=$?�=pX(
=[?0
=�Xp
=3?x
=�X�
=A?�
=8Y=Y�=pYH=LP=���=���=�Y�=�Y�=��=Z�=8Z = �(=�Z0=[h=M�p=([x=K?�=L�=`[�=f?=�[@=2�H=�[�=n?�=�[�=2��=:��=\=w? =\(=:�`=Z�h=0\�=���=0\�=Z��=B��=X\8=�?@=X\H=B��=��=8]�=���=
�=8]�=�=�M=� =��X=�`=h=���=PM�=�\�=�?�=�\�=PM0=�?8=�\@=PMx=4��=�\�=PM�=4��=�\�=��=b�=��P=X=��`=b��=v��=��=/�=��=v�(=��0=H�p=Hx=H��=���=���=���=�=��=��=��H=»P=@��=VC�=�]�=�?�=�] =LC(=0^h=9p=�^�=0�=�^�=��=H_=BC@=BCH=H_�=���=�_�=��=�?�=` =�.(=��h=�Qp=��x=�.�=2��=���=!�=�=ʻ@=%�H=@�P=ֻ�=��=���=��=��=���=� =�Q(= �h=�.p= �x=�Q�=���=���=��=��@=��H=�i�=!��=@��=G��=��=���=� =1Z(=��h=BZp=���=SZ�=��=dZ=H�@=uZH=x��=�Z�=���=��=�� =�  =�` =0@h =#�p ='�� =E@� =#�� =2�� =Z@� =#�!==�8!=o@@!=#�H!=H��!=�@�!=#��!=S��!=�@�!=#��!=^�"=i�"=#� "=u�X"=��`"=#�h"=���"=��"=8��"=�@�"=�0#=!�8#=�P@#=bx#=�=�#=�P�#=o�#=�=�#=Q�#=z$=�=$=@Q$=�P$=>X$=xQ`$=��$=$>�$=�Q�$=5>�$=>>�$=�Q�$=O>(%=X>0%=0R8%=i>p%=r>x%=pR�%=�>�%=�>�%=�R�%=�>&=�@&=`�H&=�@P&=���&=�@�&=���&=�@�&=
@'=AH'=��'=�Q�'=���'=�.�'=���'=�Q0(=�I8(=@�x(=t��(=���(=cA�(=|� )=�A()=`jh)=�Ap)=�j�)=���)=��*=b*=@�H*=GP*=���*=}�*=���*=iB�*=� +=V�(+=0�h+=e�p+=x��+=/��+=���+=B�,=�@,=�.H,=o�,=�.�,=@��,=C�,=��(-=C0-=��p-=�Bx-=��-=�B�-=0�.=�B.=P�H.=�BP.=���.=�B�.=���.=Ҽ�.=q(/=t�0/=q8/=Ҽ�/=1C�/=x��/=�/�/=��0=�M0=��X0=Ȧ`0= ��0=�/�0=H��0=4��0=��01=�81=���1=���1=@
�1=�P�1=��2=�2=(�X2=Ц`2=x��2=KC�2=@��2=8C�2=��03=AC83=�x3=UC�3=X��3=;*�3=��4=gC4=�tP4=?WX4=���4=_C�4=8��4=��4=0u�4=߼@5=��H5=���5=��5=��5=[H�5=�(6=wH06=��6=��6=���6=wC�6=p� 7=G�(7=�v�7=�C�7= ��7=�C�7=�� 8=b(8=�h8=O�p8=�y�8=�R�8=�x�8=D9=@�@9=�H9=�x�9=�C�9=8y�9=�C�9=`y:=
� :=��`:=�h:=���:=���:=���:=+��:=(|8;=2�@;=(|H;=+��;=;��;=|�;=B��;=|�;=;�<=�C<=�zX<=J�`<=��<=�C�<=0��<=Z��<=�{�<=�I0==�I8==�{x==���==���==e��==�{�==�I>=�I>=�{P>=�CX>=���>=��>=��>=�C�>=@�(?=o�0?=h�p?=Dx?=`{�?=-)�?=��@=��@=��`@=�h@=���@=@��@=��@=҉�@=@�8A=�.@A=���A=�Q�A=���A=�.�A=���A=��@B=�>HB=��B=�.�B=��B=I�B=oD�B=��B=�DC=�� C=ݽ(C=��`C=jDhC=ݽpC=���C=��C=�D=�D=��`D=�DhD=-��D=���D=�� E=MI(E=��hE=
EpE=�xE=D��E=�D�E=���E=�DF=�
@F=�WHF=��F=�.�F=P��F=!E�F=%��F=���F=�G=!E G=X`G=[�hG=��G=��G=��H=GEH=0�H=�>PH=�EXH= �`H=i>�H=�E�H=���H=O>�H=�E�H=؆�H=5>(I=�E0I=�8I=�E�I=��I=(��I=�F�I=`�J=�FJ=��XJ=F`J=��J=F�J=���J= F�J=�0K=�F8K=Ȉ@K=�FxK=(F�K=Ȉ�K=4F�K=hF�K=���K=|FL=EFL=��L=XFPL=BFXL=X�`L=UF�L=H��L=���L=G�L=�F�L=��(M=U�0M=p�pM=�FxM=(��M=m��M=��N=�FN=��`N=�.hN= ��N=��N=�N=���N=�@O=�GHO=���O=�G�O=��O=�G�O=�P=�G P=��`P=�QhP=H��P=�.�P=p��P=�QQ=��Q=x�HQ=��PQ=P�Q=���Q=��Q=��Q=� R=ç(R=0�hR=ܧpR=���R=���R=(�R=��S=`@S=��HS=��S=���S=x��S=���S=��0T=��8T=�xT=��T=��T=ç�T=0�U=ܧU=��PU=��XU=(�U=���U=`�U=���U=�@V=�>HV=���V=V��V=ث�V=��V=��V=ثW=�> W=8T`W={�hW=@�W=?�W=��W=�>�W=�8X=�@X=x��X=i��X=x��X=��X=H�X=@�(Y=	H0Y=x�8Y=HpY=�xY=��Y=H�Y=��Y=ؓZ=!HZ=�`Z=3HhZ=0��Z=SH�Z=h��Z=9H�Z=��@[=BIH[=���[=��[=���[=BI�[=n�[=�\=I \=0`\=��h\=��\=Ծ�\=p�]=�H]=p�]=ԾP]=׾X]=���]=�H�]=���]=׾�]=`��]=�(^=>I0^=��p^=�Hx^=���^=>I�^=��^= �_=n_=��H_=�HP_= ��_=�H�_=��_=BI�_=`�(`=�0`=`�8`=BIp`=�Hx`=���`=n�`=�a=�a=8�Ha='WPa=p��a=I�a=���a=�H�a=� b=Ծ(b= �hb=�Hpb= �xb=Ծ�b=׾�b=X��b=�Hc=X�c=׾@c=IHc=���c=`��c=��c=��c=P�d=�H d=��`d=>Ihd=��d=���d=��d=>I�d=�H�d=�e=>I8e=eI@e=���e=��e=��e=tI�e=�f=�f=H�Xf=�H`f=x��f=n�f=��g=�Qg=�`g=MIhg=�Z�g=vI�g=�I�g=bI�g=L h=�I(h=��0h=bI`h=�Ihh=Kph=W��h=(J�h=� �h=^�h=dU�h=9i=`�= i=_S(i=@�Xi= �=`i=��hi=H�i= �=�i=���i=�i=`}=�i=
��i=�Zj=`�= j=yM(j=�Z0j=
�`j=�=hj=�=�j=�=�j=��j=�.�j=`�=�j=�9�j=/k=`�= k=�K(k=%�Xk=`�=`k=@�hk=L��k= �=�k=e�k=j��k=�=�k=p�k=j�l= �= l=�9(l=�9Xl=��=`l=:hl=:�l=��=�l=�S�l=p��l=��=�l=\:�l=��m=��= m=�(m=}:Xm=@�=`m=��hm=���m=��=�m=�+�m=���m=��=�m="N�m=�:n=��= n=QL(n=��Xn= �=`n=�Lhn=���n=�=�n=M�n=v��n=��=�n=�:�n=��o=��= o=�:(o=	;Xo=��=`o=;ho=*;�o=��=�o=GN�o=���o= �=�o=���o=69p=��= p=J�(p=��Xp= �=`p=(�hp=�p=@�=�p={�p=���p= �=�p=���p=���p={q= �= q=>;(q=��0q={Xq= �=`q=�hq=(�q=��=�q=¸�q=(�q=��q=��=�q=�N�q=(�q=�r=��= r=T(r=(�Xr=@�=`r=�;hr=(�pr=T�r=@�=�r=�;�r=P��r=��=�r=���r= s=`�= s=<(s= 0s=��Xs=`�=`s=S<hs=d<�s=��=�s=���s=���s=��=�s=���s=�nt=�= t=�<(t=�Xt=��=`t=Uht=���t=�=�t=�<�t=��t=`�=�t= =�t=	�u=��= u=�(u=�Xu=�=`u=��hu=K��u= �=�u=u��u=_=�u=`�=�u=\��u=`�v=�= v=m=(v= �Xv=�=`v=yJhv= �pv=m=�v=�=�v=���v=���v=��=�v=	��v=w=@�= w=(w=�Xw=��=`w=<�hw=C��w=�=�w=_��w=g��w=`�=�w=}�w=�x= �= x=�Q(x=��Xx=��=`x=]9hx=�K�x=��=�x=��x=�=�x=�=�x=�x=�x=y=�= y=(y=Xy=�=`y=�hy=��y=@�=�y=��y=��y=`�=�y=��y=Xz=�= z=��(z=+�Xz=��=`z=�;hz=�z=@�=�z=!�z=*�z=��=�z=!�z=*{=��= {=8({=CX{=��=`{=8h{=C�{=��=�{=V�{=MR�{=b�{=`�=�{=b�{=MR|=`�= |=u(|=�X|=`~=`|=�<h|=��|=~=�|=�<�|=�<�|=��=�|=���|=8O}=`�= }=�(}=8OX}=`�=`}=�h}=��}=n�}=��~=��~=�`~=�h~=�~=��~=�~=��~=8=�@=�=��=�=��=�=��=`�=>>h�=��=y���=@�=���=p8�=@�=���=
��=�ȁ=Ё=H�=0�=�X�=�`�=8��=C��=��=N�=(@�=�H�=���=<_��=��=��=X`�=_h�=��=[��=��=���=�8�=h@�= ��=�/��=P ȅ=qЅ=� �={�=� X�=�`�=�!��=���=�"�=��=X#@�=�H�=0$��=���=�$Ї=�؇=�$�=� �=8%`�=�h�=�%��=���=�%�=�G�=�H�=zP�=��=���=�؉=��= �=�(�=�h�=�p�=���=��= &��=�=�&@�=%H�='��=�I��='��=%�=ܧ�=x'(�=.0�=x'8�=ܧ��=�G��=���=��=S(�=�F0�=�'p�=t�x�=(��=}�ȍ=�� �=�A(�=��0�=Bh�=Bp�=��x�=-B��=;��=����=-B��=@B�=(��=VB@�=VH�=(�P�=VB��=iB��=x�Џ=G؏=���=b �=�`�=�h�=mp�=uB��=}��=h��=�B��=���=�8�=q@�=��H�=���=���=P(ȑ=�Б=�(�=)�=()`�=z�h�=���=����=���=����=@�8�=��@�=��=����=��=0��=h�(�=�0�=�p�=H�x�=h���=���=(��=���=��H�=P�P�=����=T���=���=���=X�(�=ڲ0�=��p�=�1x�=����=���=8��=��=��H�=�P�=����=���=�ؗ=��=h� �=��(�=��h�=ڲp�=����=�1��=0���=��=��@�=�H�=�)��=���=�)Й=�ؙ=���=� �=��`�=��h�=�U��=����=XV�=����=�V8�=@�=H*��=��=x*ț=кЛ=�*�=J�=�*X�=`�=0+��=��=H*�=�=x*0�=к8�=�*x�=J��=�*��=ȝ=0+�=L�=��P�=�X�=Z`�=�+��=���=Z��=�+�=)��=(,�=�,(�= �0�=�,8�=-p�=+x�=0-��=x-��=M���=�-ȟ=7�=��=Z�=�+H�=)�P�=(,X�=�,��= ���=�,��=-ؠ=+�=0-�=x- �=M�(�=�-0�=7h�=Lp�=`[��=T��=�[��=f?�=�[�=T@�=2�H�=�[��=:���=\Т=Z�آ=0\�=B� �=X\`�=B�h�=X\��=l��=����=J��=�M��=b�=l8�=�@�=8]H�=����=�M��=b��=�Ȥ=�Ф=8]ؤ=���=�M�=b �=�X�=v`�=���=PM��=�\�=/�=�0�=4�8�=�@�=PMx�=4���=�-��=PM��=4�Ȧ=�-Ц=PM�=»�=�P�=VCX�=�]��=�?��=�]�=LC�=0^(�=�0�=�^p�=�x�=�^��=BC��=H_�=���=�_H�=�P�=�?X�=.��=�.��=���=�Q�=����=�.0�=2�8�=��x�=!���=���=@��=%�Ȫ=@�Ъ=@�=��=���=�P�=�X�=��`�=���=�Q��= ��=�.�= ���=�Q0�=8�=p.x�=����=����=��Ȭ=���=���=�iP�=!�X�=@�`�=G���=���=����=��=1Z�=��(�=BZ0�=��p�=SZx�=���=dZ��=H��=uZ�=x�H�=�ZP�=����=���=��د=��=� �=0@(�=#�0�='�h�=E@p�=#�x�=2���=Z@��=#���==���=o@�=#��=H�@�=�@H�=#�P�=S���=�@��=#���=^�б=i�ر=#��=u��=�� �=#�(�=��`�=�@h�=/��=��=@/�=-��=�/8�=@@�=�/��=S��=0ȳ=�г=@0�=$>�=x0X�=>>`�=�0��=X>��=1�=r>�=H10�=!�8�=�1@�=bx�=�>��=�1��=�E��=[�ȵ=2 �=�@(�=`�h�=�@p�=����=�@ȶ=���=�@�=
`�=Ah�=���=f��=(2�=�Q�=��H�=�.P�=��X�=�Q��=�I��=@�ظ=t��=�� �=cA(�=|���=�Q��=�2�=b�=@�(�=G0�=��p�=}x�=����=iB��=��=
��=x3H�=�P�=�3��=V���=0��=e��=x�0�=/�8�=��x�=B���=���=�.ȼ=o�=�.�=@�`�=Ch�=����=C��=���=�B��=�8�=�B@�=0���=�B��=P�Ⱦ=�Bо=���=�B�=��X�=�Q`�=�3��=Ҽ��=q�=t��=q��=Ҽ@�=1CH�=x���=�/��=���=�M�=���=Ȧ �= �`�=�/h�=H���=4���=���=���=��8�=�@�=��H�=���=JP��=4��=����=�4(�=�P0�=�4p�=�x�=@5��=Ц��=�5�=�P�=�4H�=�P�=@5��=Ц��=�5��=�P��=�5 �=KC(�=@�h�=8Cp�=����=AC��=���=UC�=X�@�=�H�=86��=gC��=�t��=?W��=�� �=��(�=��h�=�p�=���=wH��=� �=wC(�=h6��=G���=�v��=�C��= �(�=�C0�=����=�C��=`y��=���=��(�=��0�=�6p�=+�x�=(|��=2���=(|��=+��=;��=|H�=B�P�=|X�=;���=�C��=�z��=J���=� �=�C(�=0�h�=��p�=����=�I��=h���=�I�=7@�=�CH�=����=���=���=�C��=@��=o� �=h�`�=Dh�=`{��=-)��=���=q�=p7H�=|P�=�8X�=���=���=�8��=u��=9 �=�.(�=��h�=�Qp�=��x�=�.��=�>��=�9�=��=�9P�=�.X�=�:`�=I��=oD��=���=�D��=����=ݽ��=��(�=jD0�=ݽ8�=����=���=����=�D��=-�@�=��H�=����=MI��=����=
E��=���=D�0�=�D8�=��@�=�x�=���=;��=�W��=��=�.�=P��=!EP�=%�X�=��`�=���=!E��=X��=���=��(�=GE0�=�;p�=�Ex�=<��=�E��=���=x<�=��=�<H�=�P�=8=��=�F��=`���=�F��=��0�=F8�=�x�=F��=����= F��=��=�F�=Ȉ�=�FP�=(FX�=x=`�=4F��=hF��=����=|F��=EF��=����=XF(�=BF0�=X�8�=UFp�=H�x�=����=G��=�F��=���=U��=p�H�=�FP�=(���=m���=����=�F��=�� �=(�=�=h�=!p�=h>��=,��=�>�=��=8?`�=�Qh�=H���=����=x��=ç�=�?P�=��X�=�?��=����=0@��=���=�@(�=ܧ0�=��p�=.x�=����=ܧ��=8��=�@��=D�=���=�`�=��h�=x���=ç��=�?��=����=�?8�=��@�=0@��=���=�@��=8��=PA�=ܧ�=�AX�=.`�=�Ah�=ܧ��=����=��=U�=�AH�=�>P�=�AX�=U��=d��=B��=V���=B��=d �=s(�=8Th�=�>p�=8Tx�=s��=���=@B��=��=�B@�=�H�=�B��=���=C��=���=`C�=� �=�C`�=Hh�=@���=	H��=x���=H��=���=��=H8�=�@�=ؓ��=!H��=���=9H��=�C��=� �=BI(�=��h�=�p�=��x�=BI��=n��=���=I�=0@�=�HH�=@D��=����=�D��=���=�D��=�� �=BI(�=`�h�=�p�=`�x�=BI��=�H��=����=n�=�@�=�H�=8���='W��=p���=I��=���=�H �=�`�=�Qh�=���=MI��=�Z�=vI�=�I@�=bIH�=L��=�I��=L��=bI��=����=4E��=�M>�=�L�=NE8�=M>@�=QLH�=`Ex�=�L>��=�:��=tE��=@L>��=dU��=�E��=�K>�={�=�E8�=@I>@�=TH�=�Ex�=G>��=����=�E��=�D>��=���=�4��=`J>�=�;�=�E8�=`D>@�=�;H�=�Ex�=�C>��=���= U��=�A>��=@���=PU��=@>�=�=xU8�=�<>@�=H�=xUP�=x�=�<>��=���=�U��=�6>��=����=�U��=�4>�=_S�=F8�=2>@�=(�H�=9Fx�= 1>��=��=QF��=@0>��=�<��=_F��=�/>�=���=pF8�=/>@�=u�H�=�Fx�=�+>��=����=�F��=�)>��=]9��=�U��=@)>�=\��=V8�=`(>@�=�H�=�Fx�=�&>��=�=��=�F��=$>��=U��=@V��=`#>�=yJ�= �8�=`!>@�=m=H�= �P�=yJx�=`!>��=:��=�F��=� >��=�Q�=�V��=  >�=���=�F8�=`>@�=pH�=�Fx�=�>��=e��=�F��= >��=�9�=�V��=�>�=}�=
G8�=`�=@�= =H�=+Gx�=�>��=_���=@G��=@>��=<��=YG��=>�=�+�=oG8�=�>@�=zGH�=�Gx�=@>��=GN��=�G��=zG��=@>��=�9�=�G��=�>�="N�=�G8�=>@�=bH�=�Gx�=�>��=V��=�G��=b��=�>��=J��=�G��=@>�=8�=�G8�=`>@�=MH�=�Gx�=�>��=	���=H��=@>��=���=H��=`>�=\:�=&H8�=�	>@�=�H�=CHx�= >��=;��=YH��=�>��=�:�=nH��= >�=~H�=�V8�=>@�=yMH�=hx�=@>��=�S��=���=�>��=V��= W��=`>�=�;�=�H8�=>@�=#UH�=�Hx�=�=��=����=�H��=�N>��=���=�H��=�g>�=��=�H8�=�N>@�=�H�=�Hx�=�g>��=�H��=�H��=����=�N>��=�H�=�H�=����=�g>�=�H�=@W`�=bh�=�W��=G��=X�=;��=`X8>q@>�X�>iB�>�X�>�H�>8Y>�>�YX>)`>Z�>��>hZ>�>�Z`>Q�h>([�>!��>x[>�W>�P>!EX>�[�>�Q�>H\�>�H�>�\@>�HH>�\�>�H�>0]�>!H�>�]>H >�]`>�h>(^�>I�>X^>I>�^H> IP>�^�>4I�>(_�>��>�_ >�C(>�_h>�Cp>x`�>G��>�` >��(>ah>8p>@a�>.�>�a�>ç	>�a@	>��H	>0b�	>���	>pb�	>��	>�b(
><I0
>0cp
>IIx
>Xc�
>MI�
>�c>]I>jI`>!�h>(d�>�>hd�>�Q�>�I@>%H>�d�>o��>�I�>�C�>�I0
>�8
>.Dx
>�C�
>�I�
>�I�
>e>�C>�eP>B�X>|�>���>���>�I�>�e(>J�0>8fp>�Cx>�z�>2��>(|>�>`f`>0h>�f�>�>�f�>
�>hg@>��H>�g�>-)�>0h�>�>�h(>�0>�hp>y�x>i�>>>�>0i>�I>`iH>JP>�i�>��>j�>�.�>xj >�>(>�j�>���>�j�>8�>k>.>PkX>ç`>�k�>���>�k�>���>8l@>JH>xl�>�D�>�l>J>(mH>Z�P>�m�>P��>�m�>���>`n >�(>�nh>H�p>`o�>?��>�o�>0�>`p@>��H>�p�>���>8q�>�@�>�q(>�@0>r�>*J�>Hr�> F�>�r>(F>�rX>8J`>p��>GJ�>�r�>�F�>s0>UJ8>��x>eJ�>ps�>�F�>�s >�(>�s�>,�>0t�>!�>�t>>�t`>��h>pu�>8�>�u�>.�>v8>ç@>hv�>���>�v�>���>w  >}�( >Hw� >�E� >�w� >GE� >�w!>�!>Px`!>tJh!>�x�!>��!>�x�!>�Z�!>�x8">}J@">y�">�J�">8y�">BZ�">`y#>1Z#>�y`#>t�h#>�y�#>���#>z$>�$>XzH$>�P$>�z�$>��$>�z�$>s�$> { %>�(%>X{h%>�p%>�{�%>��%>�J�%>d&>�{@&>UH&> |�&>��&>X|�&>��&>�|0'>�8'>0}x'>��'>�}�'>��'>�}(>�(>8~`(>KJh(>�~�(>t��(>�~�(>��(>0@)>�H)>X�)>�G�)>x�)>
��)>�(*>�0*>�p*>iBx*>��*>}�*> �+>b+>�nH+>GP+>X��+>[��+>���+>r>�+>Ȁ0,>X>8,>�x,>>>�,>h��,>$>�,>��->�->�P->ZX->0��->G�->h��->4�->��(.>!0.>؂p.>!�x.>��.>�@�.>`�/>�@/>�JH/>�@P/>���/>�Q�/>؃�/>���/> �@0>�H0>�J�0>%��0>H��0>!��0>x� 1>?W(1>��h1>gCp1>Ȅ�1>��1>�2>�2>8�H2>�HP2>x��2>I�2>���2>��2>ȅ 3>�J(3>��h3>�p3>�J�3>�H�3> ��3>�J4>X�@4>nH4>���4>��4>���4>I�4>(�05>�85>x�x5>�J�5>���5>K�5>�6>�J6>(�P6>nX6>p��6>K�6>���6>!K�6>�07>;K87>��x7>JK�7>@��7>YK�7>�8>hK8>��P8>vKX8>8��8>�K�8>��8>�K�8>��(9>�K09>0�p9>�Kx9>؎�9>q�9> �:>�:>h�H:>�/P:>���:>h�:>��:>_�:>0� ;>[(;>h�h;>{p;>���;>��;>x��;>�<>h�@<>�H<>X��<>�<>H��<>�<>`�0=>�8=>x�x=>��=>���=>��=>��>>�>>؞P>>zX>>��>>�G�>>���>>%��>>�(?>�K0?>P�p?>�Kx?>@��?>W�?>8�@>�@>p�H@>�P@>Ȫ�@>��@>P��@>�1�@>ȫ A>ڲ(A>��hA>��pA>0��A>��A>`�B>�B>�PB>�XB>Ȭ�B>��B>��B>�1�B>��(C>ڲ0C>��pC>��xC>���C>f�C>�D>AD>�`D>ҼhD>q�D>�B�D>P�E>�BE>p�PE>�BXE>���E>�B�E>خ�E>�B�E> �(F>C0F>P�pF>CxF>���F>�Q�F>��G>�G>دHG>4�PG>���G>�/�G>��G>Ȧ�G>0� H>�M(H>p�hH>�/pH>���H>1C�H>��H>JPI>0�@I>UCHI>���I>AC�I>��I>8C�I>`�J>KC J>ȳ`J>�PhJ>8��J>Ц�J>�5�J>��J>@58K>�P@K>�4�K>���K>�4�K>�Q�K>��@L>�CHL>`y�L>�.�L>��M>�M>��HM>qPM>ص�M>u�M>0��M><_�M>��(N>�K0N>��N>�K�N>(��N>�K�N>ȷO>LO>��XO>�`O>��O>8��O>X��O>���O>��0P>L8P> �xP>6L�P>@��P>TL�P>0�Q>nLQ>H�PQ>�XQ>0��Q>`��Q>���Q>���Q>��(R>��0R>��pR>�LxR>���R>�L�R>H�S>�LS>��HS>�LPS>P��S>�L�S>���S>�L�S>`� T>M(T>�hT>MpT>���T> M�T>H��T>5MU>0�@U>HMHU>���U>^M�U>P��U>yM�U>��V>�M V>��`V>�MhV>���V>�M�V>`��V>�M�V>��8W>�M@W>P��W>N�W>���W>N�W>��X>0NX>x�XX>HN`X>@��X>\N�X>0��X>tN�X>��0Y>�N8Y>��xY>�N�Y>���Y>�N�Y>��Z>�NZ>`�PZ>�NXZ>���Z>0��Z>X��Z>P��Z>��([>��0[>��p[>��x[>���[>���[>�\>��\>�H\>OP\>���\>O�\>���\>0O�\>� ]>BO(]>��h]>XOp]>H��]>kO�]>0��]>�O^>��@^>x�H^>���^>�O�^>P��^>�O�^>��_>�O _>p�`_>�Oh_>���_>�O�_>`��_>P�_>��8`>P@`>(��`>(P�`>���`>;P�`>��a>TPa>��Xa>qP`a>@��a>�P�a>���a>���a>��0b>��8b>��xb>�P�b>x��b>�P�b>��c>�Pc>�Pc>�PXc>���c>�P�c>��c>
Q�c>@�(d>'Q0d>H�pd>AQxd>���d>[Q�d>��e>rQe>p�He>�QPe>���e>�Q�e>��e>�Q�e>� f>�Q(f>0�hf>p�pf>���f>�Q�f>@��f>�g>@�@g>�Hg>���g>x��g>���g>R�g>�(h>R0h>x�ph>
Qxh>���h>7R�h>(�i>NRi>��Hi>AQPi>��i>�Q�i>H��i>�Q�i>� j>�P(j>�hj>�Lpj>���j>'Q�j>��j>iRk>H�@k>}RHk>���k>[Q�k>��k>�L�k>��l>�Q l>`l>�Rhl>��l>�R�l>x��l>�O�l>��8m>�R@m>(��m>�R�m>���m>�O�m>�n>Pn>H�Xn>�P`n>��n>�R�n>X�n>�R�n>�0o>H8o>pxo>��o>�o>S�o>�p>8p>`Pp>�PXp>���p>�P�p>��p>��p>�(q>+S0q>Hpq>DSxq>��q>rQ�q>p�r>Nr>��Hr>�QPr>0��r>aS�r>�r>tS�r>h s>�S(s>hs>�Sps>��s>�S�s>P�s>�St>�@t>8Ht>`�t>	�t>@	�t>�S�t>�	u>T u>`
`u>hu>@�u>2T�u>��u>p�u>�8v>PT@v>(
�v>�
�v>�
�v>��v>�w>`w>�Xw> `w>H�w>kT�w>��w>p��w>h0x>08x>Xxx>�x>0�x>��x>�y>�Ty>�Py>�QXy>H�y>8�y>`�y>�T�y>0(z>�0z> pz>�Txz>��z>��z>@{>x�{>�H{>XP{>��{>��{>�{>MI�{>�Z |>vI(|>�I`|>bIh|>L�|>�I�|>L�|>bI�|>��|>�}>�> }>�(}>  X}>@�>`}>C<h}>X �}>��>�}>��}>�}>��>�}>�;�}>� ~> �> ~>�(~>�4X~>��>`~>{h~>ȳ�~>��>�~>T�~>��~>@�>�~>���~>��>�> >�(>X>�>`>�;h>� �>`�>�>�;�>��>�>�>��>���>�> �>��(�>�X�>@�>`�>h�>0!��>��>��>���>�"؀>@�>�>���>�U�>�> �>_S(�>FX�>`�>`�>(�h�>���>��>��>��>QF؁>��>�>�<�> ��>��> �>�(�>�X�>@�>`�>�h�>��>`�>��>yJ��>؂>`�>�>u��>�F�>��> �>	�(�>X�>�>`�>��h�>H��>��>��>\:��>&H؃>��>�>\��>#�>�> �>�(�>/X�> �>`�>�Ih�>0#��>��>��>�=��>�F؄>��>�>U�>@V�>�> �>:(�>�FX�>�>`�>Ch�>J��>`�>��>\��>g؅>�>�>��>��>��> �>�9(�>X#X�>�>`�>V�h�>���>��>��>#U��>�؆>@�>�>]9�>��>�> �><�(�>YGX�>�>`�>�+h�>oG��>��>��>zG��>�G؇>@�>�>"N�>�G�>��> �>�(�>�X�>`�>`�>��h�>��>�>��>���>؈>��>�>b�>�G�> �> �>J�(�>�GX�>��>`�>��h�>��> �>��>�L��>NE؉>@�>�>QL�>`E�>�> �>M(�>�GX�> �>`�>��h�>%��>@�>��>}��>
G؊> �>�>�9�>�G�> �> �>�(�>CHX�> �>`�>��h�>�F��>`�>��>�:��>nH؋>��>�>~H�>7�>��> �>yM(�>GX�>`�>`�>�Sh�>�#��>`�>��>�H��>0�،>��>�>���>�H�>�H�>��> �>�(�>�H0�>�HX�>��>`�>�Qh�>H\��>!���>x[�>�W��>�8�>S�@�>��>�H��>�#Ȏ>!EЎ>�#�>a�>$`�>oh�>H$��>s��>�$�>w��>8%8�>�H@�>�\��>!H��>�]Ȑ>А>�>f�>X�>�H`�>0]��>I��>�%�>��>�%0�>�@8�>(&x�>���>(^��> IȒ>�^�>��>`&P�>IX�>�^��>���>�>��>�_(�>4I0�>(_��>G���>�`Ȕ>�CД>�_�>�C�>x``�>��h�>pu��>8��>�u�>ç��>hv8�>��@�>�v��>����>wȖ>.Ж>v �>��(�>ah�>8p�>@a��>ç��>�&��>��>�&@�>��H�>0b��>����>pbИ>.ؘ>�a �>��(�>�jh�>8p�>k��>ç��>�k��>��> '@�>��H�>�k��>����>8lК>.ؚ>Pk �>iB(�>0�>/h�>�Hp�>��>q��>��>/�>@�>
�H�>��>/��>�М>b؜>�n �>�C(�>�Ih�>�Cp�>�I��>J���>8f��>o��>�I@�>�H�>.D��>�C��>�eО>�C؞>�z�>�� �>��`�>�h�>`f��>B���>|�>2���>(|8�>�I@�>`'��>�I��>�'�>�.�>��@�>qH�>��>u��>0�С>�ء>�� �>�(�>��>����>�'Ȣ>�Т>( �>>>(�>0ih�>p�>�h��>y���>i��>��>�h@�>�KH�>���>���>x(�>�/�>`�>sh�> {��>���>�z�>���>8�>�@�>��>���>jȦ>JЦ>�i�>�I�>`i �>�X�>�`�>`i��>�>��>�j�>�.�>xj@�>JH�>xl��>�D��>�l�>J�>(mH�>?�P�>�o��>0���>`p�>�G�>x@�>�HH�>�(��>���>�>8J�>p�H�>GJP�>�r��>�F��>sث>UJ�>�� �>eJ(�>psh�>�Fp�>�s��>*J��>Hr��>(F�>�r@�> FH�>�r��>���>�s�>��>0t`�>}�h�>Hw��>���>�(�>��>PxH�>GEP�>�w��>�E��>�w�>t��>�y(�>��0�>z��>s��> {Ȱ>Uа> |�>��>�zX�>�`�>�z��>���>�{�>��>X{0�>�8�>�J��>���>)Ȳ>�в>�q �>�(�>8~h�>�p�>�}��>���>�}��>��>0}@�>�H�>Xz��>���>�|�>t��>�~(�>KJ0�>�~p�>�x�>0��>]Iȵ>jI�>��>�bP�>�X�>��>MI��>�c�>��>(�><I0�>0c��>�Q��>�I�>%�>�d�>5(�>50�>�dp�>x�>��>"��>ȸ>�>4�>H)H�>@P�>H)X�>4��>���>��>$>�>��0�>>>8�>h�x�>X>��>���>r>Ⱥ>Ȁ�>!�>؂P�>4X�>����>G��>h��>Z�>0�(�>�0�>�p�>!�x�>���>���>�@��>`��>[��>��`�>1Zh�>����>BZ��>���>S��>�)8�>}J@�>�)��>_��>�)Ⱦ>�о>i�>tJ�>�)`�>1Zh�>��>BZ��>�>�Z��>@�>�H�>*��>�Q��>؃�>���> �0�>�8�>x�>���>��>;*�>��>��>P�>�_X�>��>���>�J��>���>x�(�>!�0�>x�8�>���>���>���>gC��>Ȅ�>?W�>��`�>nh�>����>���>ȅ��>�J��>��8�>�J@�>X���>�H��>x���>���>8��>�H�> �X�>�`�>�J��>I��>���>n�>p�H�>�P�>x���>�J��>����>�J��>x* �>�(�>�*h�>Kp�>+��>I��>(���>���>8+@�>[H�>�+��>_��>�"��>���>h��>h �>�`�>�/h�>����>K��>����>YK��>�8�>�K@�>���>�K��>؎��>JK��>@��>!K�>�X�>vK`�>8���>�K��>0���>;K��>��0�>hK8�>��x�>�K��>����>���>�>q�> �P�>�X�>��>���>�+��>���>�-0�>�8�>P/x�>���>1��>�K��>P��>�>�2P�>X�>�4��>�K��>@���>%���>�6(�>�G0�>0!p�>zx�>�7��>W��>8��>�1�>��H�>�P�>`���>���>���>���>� �>�(�>Ȭh�>ڲp�>����>����>���>A�>�`�>Ҽh�>q��>���>�9�>��>H�>�P�>��>
��>��>��> �>%�(�>:h�>#p�>��>W��>�:�>�B�>p�H�>�BP�>P���>�Q��>����>�B��> � �>�B(�>خh�>�Bp�>����>C��>����>C�>P�@�>�H�>د��>1C��>���>Ȧ��>0��>�/ �>��`�>�/h�>���>�M��>p���>4���>��8�>JP@�>0���>/��>���>KC��>ȳ�>UC�>��X�>8`�>`���>����>�4��>�P��>0�>Ц8�>�5x�>���>��>�P��>8� �>�(�>� ��>D��>��>�Q��>X @�>KH�>��>R��>��>Y��>  �>a �>�:`�>ih�>��>q��>��>z��>8�>�@�>��>rQ��>p���>�O��>p��>O�>��X�>p�`�>����>[Q��>����>AQ��>��0�>6L8�>@�x�>`���>����>0N��>x��>�Q�>0�P�>�PX�>����>BO��>����>���>��(�>x�0�>��p�>�x�>@���>�Q��>��>�Q�>�H�>��P�>����>����>����>�P��>x� �>qP(�>@�h�>nLp�>H���>����>����>\N�>0�@�>NH�>����>P��>(���>0O��>��>�Q �>@�`�>�Lh�>`���>�Q��>����>TL��>0�8�>��@�>����>HN��>@���>���>;�>L�>�;X�>�P`�>����>�M��>`���>�L��>��0�>HM8�>��x�>M��>����>���>�;�>�M�>P�P�>�NX�>����>�M��>����>����>�(�>��0�>�p�>��x�>����>�L��>���>yM�>8<H�>��P�> =��>�N��>`���>8���>X� �>�(�>�h�> Mp�>H���>0���>X���>���>��@�>P�H�>����>�N��>����>�K��>ȷ�>�N �>��`�>Lh�> ���>���>0���>N��>��8�>�@�>�>��>�P��>���>�M��>���>�L�>P�X�>^M`�>P���>�K��>(��>��>�?H�>�P�>�?��>1@��>�B�>A@�>C �>R@(�>PC`�>1@h�>�B��>A@��>C�>R@�>PC �>1@(�>�B`�>d@h�>�C��>t@��>�C�>R@�>PC �>1@(�>�B`�>d@h�>�C��>���>�D��>@��>\E�>��>�D�>��>�D�>ED�>�D�>HD �>PH0�>SD8�>�HH�>KDP�>�D`�>VDh�>�Hx�>SD��>�H��>ND��>�D��>h��>E��>HD�>�H�>ED�>0E�>HD��>GE�>iD�>_E �>eD(�>zE8�>rD@�>�EP�>mDX�>�Eh�>wDp�>�E��>|D��>I��>P_�>a_�>y_�>(L@�>�_H�>��>�_��>�L��>`?��>�_�>�_��>�?�>�_�>�_8�>�?@�>`H�>(Mx�>�?��>`��>�M��>�?��>*`�>�M��>�?�>=`�>8N8�>�?@�>P`H�>pNx�>`?��>c`��>x`��>|`�>�N��>@?�>�`�>D	8�> ?@�>�`H�>�`x�>?��>�`��>�`��>�?��>�`�>a��>?�> a�>4a8�> ?@�>FaH�>Xax�>�
?��>da��>xa��>@?��>�a�>�a?�a?�a8?@?@?�aH?�N�?�a�?(O�?�a�?hO?�a ?�O`?�ah?�O�?�a�?(P�?b�?hP@?�.H?b�?*b�?�P�?7b�?�P?Db ?Q`?bh?`Q�?&b�?�Q�?3b�?R8?@b@?pR�?Pb�?�R�?Tb�?HS?[b?�SX?cb`?�S�?kb�?�S�?sb�?0T0?{b8?hTx?�b�?�T�?�b�?�T?�b?8UP?�bX?�U�?�b�?�U�?�b�?8V(?�b0?hVp?�bx?�V�?��?�V	?�	?(WH	?�bP	?xW�	?�b�	?�W�	?�b�	?�W 
?c(
?(X�
?*b�
?hX�
?7b�
?�X?Db?�XX?b`?8Y�?&b�?�Y�?3b�?�Y0?@b8?XZx?Pb�?�Z�?c�?H[
?Tb
?�[P
?�X
?\�
?[b�
?�S�
?cb�
?�S(?kb0?�Sp?sbx?0T�?{b�?hT?�b?�TH?�bP?�T�?�b�?8U�?�b�?�U ?�b(?�Uh?�bp?8V�?�b�?hV�?�b?�V@?�H?�V�?��?(W�?�b�?xW?�b ?�W`?�bh?�W�?c�?(X?�Q?cH?R�P?!c�?3c�??c�?Nc�?Zc ?ic(?�9�?nc�?|c�?�Q�?c?R�?!cX?Nc`?�c�?ic�?�9?nc?|cH?�QP?�9�?R��?!c�?Nc�?�c ?�9(?�9h?�9p?�9�?�c�?�c�?�c?H\@?�9H?�\�?�9�?�\�?�c�?�\?�c ?�c`?�Qh?�c�?�a�?�c?b?
dP?sEX? d�?"N�?8]�?1N�?`]0?:d8?�]x?Dd�?�]�?Md�?Zd?pd?|dP?�dX?�?�d�?�d�?'��?�d(?	�0?�dp?Z�x?�d�?���??�d?�]`?�Qh?�d�?�B�?�d�?���?^8?e@?e�?�d�?`^�?ʤ�?x ?¤ ?
X ?��` ?4� ?��� ?^� ?5e� ?�0!?=e8!?Ie�!?�j�!?�j�!?�j�!?�j�!?�3?"?�j"?k@"?�eH"? f�"?Hf�"?hf�"?.k�"?Ek�"?@3?#?Wk#?nk8#?`2?@#?�kH#?�fx#?@1?�#?�k�#?�k�#?�k�#?�f�#?�/?$?�k$?�k8$? /?@$?�fH$?gx$?.?�$?�k�$?(g�$?�+?�$?l�$?Pg�$?�*?%?l%?2l8%?@*?@%?FlH%?xgx%?�)?�%?Sl�%?ll�%?�(?�%?{l�%?�l�%?�'?&?�l&?xg@&?�lH&?�gx&?'?�&?�l�&?�l�&?�'?�&?�g�&?�g�&?.?'?�l'?hH'?�lP'?0h�'?�l�'?hh�'?�.�'?�h((?m0(?�hp(?mx(?�h�(?�.�(?i)?m)?@iP)?mX)?pi�)?[��)?m�)?���)?�i@*?�.H*?,m�*?@m�*?Hm�*?`m�*?hm0+?�m8+?�mx+?�m�+?�m�+?�m�+?�m,?�m,?�mP,?nX,?n�,?$n�,?,n�,?Dn�,?Ln(-?dn0-?lnp-?�nx-?�n�-?�n�-?�n.?�n.?jH.?�nP.?/j�.?�n�.?�n�.?�n�.?�n /?�(/?�ih/?cbp/?�n�/?�.�/?o0?R�0?oP0?0oX0?;o�0?";�0?Ro�0?ko�0?yo@1?�oH1?�o�1?�o�1?�o�1?�o�1?�o2?�o 2?�o`2?�Qh2?�o�2?v��2?p�2?Z�2?p@3?-pH3?4p�3?���3?Ep�3?�\�3?j(4?Rp04?Hj�4?Jv�4?[v�4?qv�4?�v5?�v5?q85?@?@5?�vH5?�v�5?�v�5?(q�5?`??�5?�v�5?w6?w6?-w86?@>?@6?DwH6?_w�6?uw�6?�w�6?�w�6?�w�6?<?7?Hq7?�w@7?�wH7?�w�7?x�7?6x�7?<?�7?Qx�7?bx�7?`;?8?xx8?�x88?�:?@8?�xH8?pq�8?�x�8?�x�8?�x�8?�q9?�x9?y@9?+yH9?�q�9?Ay�9?Uy�9?sy�9?�q:?�y:?�y@:?�yH:?�y�:?�y�:?�y�:?p��:?�q;?�V;?`r`;?�yh;?�r�;?
z�;?�r<?D�<?zH<?q�P<?0z�<?���<?Hz�<?���<?`z =?��(=?xzh=?%�p=?�z�=?R��=?�z�=?�>?�z@>?*oH>?s�>?";�>?8s�>?�@�>?`s??�� ??�s`??�h??�??�z�??@?�.@?�sH@?��P@?�s�@?�z�@?(t�@?�z�@?�t A?�(A?�thA?�zpA?0u�A?�z�A?�uB?�}B?~@B?!~HB?�{�B??~�B?�{�B?]~�B?�{C?{~C?�{@C?�~HC?�{�C?�~�C?�{�C?�~�C?�{D?�~D?�{@D?HD?'�D?>�D?'�D?T�D?'E?jE?'@E?�HE?'�E?��E?'�E?��E?'F?�F?'@F?�HF?��F?��F?��F?��F?�G?4�G?�@G?L�HG?�{�G?|�G?@|�G?j��G?h|H?��H?�|@H?��HH?�|xH?@K?�H?���H?�|�H?@K?�H?׀�H?}�H?@K?I?(}I?�@I?�HI?(�xI? L?�I?>��I?\��I?m��I?��J?��J?P}@J?x}HJ?���J?�}�J?ҁ�J?�}�J?�K?�K?�@K?;�HK?!��K?X��K?>��K?u��K?[� L?x�(L?!�hL?��pL?>��L?���L?[�M?ĊM?Պ@M?�HM?���M?
��M?��M?�\?�M?3��M?I�N?V�N?o�@N?}�HN?���N?���N?���N?@��N?͋�N? [?O?`�O?�@O?��HO?	��O?��O?1��O?@Z?�O?J��O?]��O?@X?P?v�P?��8P?�V?@P?��HP?���P?ό�P?���P?��P?��Q?��Q?Ѓ@Q?�HQ?���Q?'��Q? ��Q?=��Q?H�R?S�R?g�@R?��HR?���R?���R?Ǎ�R?ۍ�R?�S?�S?�@S?3�HS?K��S?_��S?w��S?���S?o�T?��T?��@T?��HT?ώ�T?��T?p��T?���T?��T?@Z?U?*�U?=�8U?@X?@U?Y�HU?l�xU?�V?�U?���U?���U?���U?ɏV?�V?��@V?��HV?���V?��V?��V?��V?�W?�W?0�XW?/�`W?P��W?%��W?���W?,��W?��@X?��HX?��X?3��X?H��X?<��X?��Y?׍ Y?؆`Y?H�hY?��Y?S��Y?H��Y?���Y?��@Z?�HZ?[��Z?���Z?���Z?��Z?� [?��([?�h[?׍p[?P��[?��[?���[?/�\?��@\?[�H\?���\?���\?0��\?y��\?h�(]?��0]?��p]?��x]?��]?R��]?��^?�^?�8^?�^?@^?"�H^?4��^?N��^?�^?\��^?_?e�_?X_?n�`_?�_?w��_?`?f�`?x�@`?��H`?��x`?�d?�`?���`?̒�`?�d?�`?ޒ�`?��`?�d?a?�a?�8a?@d?@a?*�Ha?@��a?S��a?	�a?`c?�a?h��a?��a?�b?b?��b?��8b?�b?@b?��Hb?�a�b?�2�b?ғ�b?�2�b?�c?�2c?�`c?��hc?��c?��c?��c?/��c?&�@d?�QHd?��d?8��d?���d?A��d?ؑ0e?9�8e?H�xe?B��e?x��e?f��e?I�f?e�f?�Pf?�QXf?(��f?ؕ�f?x��f?��f?�g?@q? g? �(g?:�Xg?@q?`g?T�hg?l��g?@q?�g?���g?���g? p?�g?���g?��h? p? h?Ж(h?�Xh? p?`h?��hh?
��h?�o?�h?��h?0��h?`o?�h?A��h?	i?�m? i?V�(i?D	Xi?�m?`i?i�hi?~��i?�m?�i?���i?���i?Ɨ�i?�a j?ٗ(j?�`j?��hj?���j?�k?�j?��j?'��j?�k?�j?7��j?S� k?k�(k?��Xk?�k?`k?��hk?��k?���k?��k?���k?Ҙ(l?׍0l?�pl?�xl?��l?/��l?�m?[�m?6�Hm?��Pm?O��m?���m?��m?׍�m?h�0n?�8n?�xn?/��n?&��n?[��n?z�o?��o?��`o?�2ho?0��o?�Q�o?�� p?8�(p?@�hp?A�pp?p��p?9��p?H��p?B�q?x�@q?��Hq?���q?��q?��q?/��q?/� r?P_(r?a_`r?y_hr?(L�r?�_�r?��r?`�?�r?�_�r?�_s?�? s?�_(s?�_Xs?`w?`s?`hs?(M�s?�?�s?`�s?���s?�?�s?*`�s?�Mt?�? t?=`(t?8NXt?�?`t?P`ht?pN�t?�?�t?c`�t?x`�t?|`�t?�Nu?�? u?�`(u?D	Xu?��?`u?�`hu?�`�u?��?�u?�`�u?�`�u?�?�u?�`�u?av? �? v? a(v?4aXv?��?`v?Fahv?Xa�v?`�?�v?da�v?xa�v?`{?�v?�a�v?�aw?�x? w?�a(w?�aXw?`y?`w?Mdhw?��w?pd�w?���w?�d�w?8x?�d@x?0��x?�2�x?��x?�2�x?,�y?�2y?9�`y?�ahy?�N�y?�a�y?(O�y?�a�y?hO8z?�a@z?О�z?�a�z?�O�z?�a�z?(P{?b{?hP`{?Tbh{?HS�{?Db�{?Q�{?*b�{?�P8|?�.@|?b�|?7b�|?�P�|?��|?�}?K�}?��X}?F�`}?��}?b��}?X��}?SM�}?��0~?Pb8~?�Rx~?@b�~?pR�~?&b�~?�Q?b?`QP?3bX?R�?c�?��?]��?X�(�?X�0�?��p�?Mx�? ���?����?p��?[b�?�SH�?cbP�?�S��?kb��?�S؁?sb�?0T �?{b(�?hTh�?�bp�?�T��?�b��?�T��?�b�?8U@�?�bH�?�U��?�b��?�UЃ?�b؃?8V�?�b �?hV`�?�bh�?�V��?���?�V�?���?(W8�?�b@�?xW��?�b��?�Wȅ?�bЅ?�W�?c�?(X`�?Tbh�?�[��?Db��?�X�?*b��?hX8�?�.@�?Т��?���?\ȇ?K�Ї?���?F��?`�X�?b�`�?У��?SM��?(��?Pb�?�Z0�?@b8�?XZx�?&b��?�Y��?bȉ?8Y�?3b�?�YP�?cX�?H[��?]���?���?X��?��(�?M0�?h�p�?��x�?p���?[b��?�S�?cb�?�SH�?kbP�?�S��?sb��?0T،?{b�?hT �?�b(�?�Th�?�bp�?�T��?�b��?8U��?�b�?�U@�?�bH�?�U��?�b��?8VЎ?�b؎?hV�?�b �?�V`�?�h�?�V��?���?(W�?�b��?xW8�?�b@�?�W��?�b��?�WȐ?cА?(X �?�Q(�?ch�?R�p�?!c��?3c��??c��?Nc�?Zc@�?icH�?�9��?k���?v��?nc�?|c(�?�Q0�?cp�?R�x�?!c��?Nc��?�c�?ic�?�9H�?3cP�?����?nc��?|c�?�Q�?�90�?R�8�?!cx�?Nc��?�c��?�9ȕ?�9�?�9�?�9P�?�cX�?�c��?�c��?H\�?�9�?�\(�?�90�?�\p�?:x�?ȥ��?�c��?�c�?�Q�?�cH�?�_P�?����?�H��?���?ɩ�?(�?�20�?Щp�?�2x�?���?@��? d�?���?�H�?�P�?@���?���?x�ؚ?$��?�� �?1�(�?�h�?=�p�? ���?H���?X���?V��?��@�?�_H�?c���?�H��?z��?���?�d(�?��0�?�dp�?¤x�?�d��?����?�?�d�?�]`�?�Bh�?�d��?����?^�?e��?e8�?�Q@�?�d��?�d��?`^ȟ?ʤП?x�?¤�?
X�?��`�?4��?����?^�?5e�?�0�?=e8�?Ie��?�j��?�j��?�jȡ?�j��?��?�?�j�?k@�?�eH�? f��?Hf��?hf��?.kȢ?Ek��?@�?�?Wk�?nk8�?��?@�?�kH�?�fx�?��?��?�k��?�k��?�kȣ?Ъ��? �?�?a��?��8�?��?@�?�kH�?�kx�?��?��?�f��?q���?`�?��?�kȤ?����? �?�?l�?��8�?�?@�?SlH�?llx�? �?��?{l��?�l��?��?��?��ȥ? ���?�?�?�l�?�g8�?��?@�?�lH�?�lx�?��?��?�g��?����?`�?��?θȦ?޸�?��?�8�?��?@�?�H�?H���?)���?<���?@�?��?S�ȧ?h��?e��?��@�?w�H�?����?����?����?@�?��?��Ȩ?ҹ�?��?�8�?`�?@�?�H�?�x�?�?��?,���??���?�?��?N�ȩ?a���?�?�?p��?��8�?�?@�?��H�?����?����?���?��?��?ĺȪ?ۺ��?��?�?��?�8�?�?@�?�QH�?���?&���?+��?[��?�(�?9�0�?��p�?A�x�?Ь��?I�Ȭ?��?N��?ȭP�?S�X�?����?[���?���?c��?x�(�?j�0�?��p�?u�x�?����?L��?���?��?�H�?��P�? ���?����?��د?���?0� �?��(�?`�h�?��p�?����?����?���?���?�@�?'2H�?P���?�1��?���?�.�?��(�?»0�?лp�?�x�?���?���?��?!��?0�`�?Mh�?���?B���?N��?Z���?h�@�?b�H�?v���?M��?�д?|�ش?���?�� �?��`�?��h�?����?�lȵ?h�?�l�?0hP�?�lX�?hh��?�.��?�h�?m�?�h0�?m8�?�h��?m��?@iȷ?mз?pi �?�.(�?ih�?mp�?@i��?m��?pi�?I��?�H�?N�P�?ȭ��?S���?��ع?[��?�� �?c�(�?x�h�?j�p�?����?u���?���?@m�?HmH�?`mP�?hm��?�m��?�mػ?�m�?�m �?�m(�?�mh�?�mp�?�m��?n��?n��?$n�?,n@�?DnH�?Ln��?dn��?lnн?�nؽ?�n�?�n �?�n`�?�nh�?j��?�n��?/j�?�n��?�n8�?�n@�?�n��?���?�iȿ?B�п?ȵ�?|��?H�X�?cb`�?�n��?����?ȶ�?���?��0�?Z�8�?(�x�?̼��?P���?ۼ�?� �?�.(�?oh�?R�p�?o��?0o��?;o��?";�?Ro@�?koH�?yo��?�o��?�o��?�o��?�o0�?�o8�?�ox�?�o��?�o��?�Q��?�o�?v��?pP�?ZX�?p��?�J��?���?'W��?��@�?-pH�?4p��?e��?���?�\��?j(�?&�0�?��p�?�x�?���?'���?1��?Jv�?P�@�?�H�?x���?qv��?�v��?�?��?�v��?q��?�?�?�v�?�v@�?�vH�?(qx�?`�?��?�v��?w��?w��?-w��?@�?�?Dw�?_w@�?uwH�?�w��?�w��?�w��?�?��?Hq��?�w�?�w�?�w@�?xH�?�wx�?�?��?Qx��?bx��?`�?��?xx��?�x��?��?�?�x�?�x@�?�xH�?�q��?+y��?�q��?Ay��?Uy�?sy�?�q@�?�yH�?�y��?�y��?�y��?���?����? �?�?��?%�8�?�?@�?7�H�?J�x�?��?��?d���?w���?��?��?����?����?��?�?���?��8�?��?@�?��H�?��x�?��?��?���?+���?��?��?E���?X���?��?�?r��?��8�?��?@�?��H�?����?����?����? �?��?����?Ⱦ��?@�?�?���?�@�?�H�?�x�?��?��?0���?C���?��?��?^���?q���?��?�?���?��8�?��?@�?��H�?��x�?��?��?����?����?��?��?���?)���?��?�?D��?W�8�?��?@�?r�H�?(���?|���?��?����? �?��(�?��h�?��p�?����?����?���?���?��P�?��X�?x���?����?����?����?��(�?��0�?ɘp�?��x�?���?����?���?�?`�H�?��P�?����?���?����?�z��?ؿ �?��(�?�h�?�p�?8���?PN��?`��?���?��H�?�P�?���?)���?-���?p���?�q(�?�V0�?`rp�?��x�?D���?���?Z��?)��?q�`�?�yh�?�r��?
z��?�r�?D��?zH�?q�P�?0z��?����?Hz��?����?`z �?��(�?xzh�?%�p�?�z��?R���?�z��?��?�z@�?*oH�?s��?";��?8s��?�@��?`s�?�� �?�s`�?�h�?��?�z��?�?�.�?�sH�?��P�?�s��?�z��?(t��?�z��?�t �?�(�?�th�?�zp�?0u��?�z��?�u��?���?��@�?��H�?���?�}��?~��?!~��? � �??~(�?H�`�?]~h�?p���?{~��?����?�~��?�� �?�~(�?��`�?�~h�?���?�~��?8���?u���?`� �?��(�?��`�?��h�?����?����?���?@���?`� �?��(�?��`�?��h�?����?���?����?@���?�� �?h�(�?��`�?��h�?���?����?)���?����?G� �?�(�?e�`�?0�h�?����?X���?����?����?�� �?��(�?��`�?��h�?���?8���?`���?����?�� �?��(�?��`�?h�?����?>��?����?T��?� �?j(�?(�`�?�h�?A���?���?Z���?���?s� �?�(�?��`�?��h�?����?����?����?���?� �?4�(�?K�`�?e�h�?|���?����?����?����?�� �?�(�?�`�?�h�?���?���?���?4���?� �?L�(�?�{`�?|h�?@|��?j���?h|��?����?�| �?��(�?�|`�?��h�?�|��?׀��?}��?(}��?� �?��(�?�`�?�h�?(���?`�?��?>���?\���?m���?�� �?��(�?P}`�?x}h�?����?�}��?ҁ��?�}��?� �?�(�?�`�?x�h�?!���?����?>���?����?[�@�?ĊH�?Պ��?���?����?
���?���?�@�?3��?I�@�?V�H�?o���?}���?����?���?���?@��?͋8�?
@@�?x�H�?K�x�?@@��?`���?���?���?	��?��?1�8�?`@@�?J�H�?]�x�?�@��?v���?����?@��?���?���?ό�?��8�?`@@�?�H�?��x�?`@��?����?Ѓ��?`@��?��?����?`@�?'��? �8�?`@@�?=�H�?H�x�?`@��?S���?g���?���?����?`@�?���?Ǎ8�?`@@�?ۍH�?�x�?`@��?���?���?`@��?3��?K���?`@�?_��?w�8�?`@@�?��H�?o���?����?����?���?ώ�?��?p�@�?��H�?�x�?�@��?*���?=���?�@��?Y��?l���?@�?���?��@�?��H�?ɏ��?���?����?���?���?���?��8�?`@@�?��H�?��x�?`@��?���?8���?`@��?`��?8���?`@�?���?��8�?`@@�?��H�?��x�?`@��?���?(���?`@��?P��?8���?`@@x�@��8@�@@@��H@��x@�@�@���@��@`@�@@��@��@`@@h�@��8@`@@@��H@��x@`@�@j��@_��@~��@g�@o�@v�`@j�h@_��@~��@g�@�@�H@�P@��@��@0��@/��@P� @%�(@��h@,�p@���@���@�@3�@H�P@<�X@���@׍�@؆�@H��@�(@S�0@H�p@��x@���@��@[�@�@�`@�h@[��@���@���@��@�@@��H@���@׍�@��@��@P�	@/� 	@��`	@[�h	@���	@���	@��
@��
@�H
@׍P
@P��
@��
@���
@/��
@�� @[�(@��h@��p@0��@y��@h�@��@��P@��X@��@���@���@���@0�(
@��0
@��p
@��x
@ ��
@���
@��@�@�8@�@@@"�H@4��@o��@���@@�@���@��@��@�H@��P@@��@N��@�@\��@0@e�8@x@n��@�@w��@ @f�(@x�`@��h@���@�@�@���@̒�@�@�@ޒ�@�@�@ @�(@�X@�@`@*�h@@��@ @�@L��@a��@�@�@S��@	@@@ @�(@��X@@@`@h�h@��@`@�@���@���@`@�@���@��@`@ @��(@��X@`@`@�2h@ғ�@�2�@��@�2�@�@@�H@��@/��@&��@'2�@P�(@�10@��p@�Qx@��@���@� @'2(@��h@�1p@��@��@�@��@ �P@��X@���@���@0��@���@`�(@��0@��p@��x@��@���@�@'2@P�H@�1P@���@ؕ�@x��@���@��@�0@ @��(@��X@�0@`@Жh@��@�0@�@���@
��@�/@�@���@0� @A�(@	X@�.@`@V�h@D	�@ -@�@i��@~��@ -@�@���@�� @��(@��X@`+@`@�h@'��@`+@�@7��@S��@�!@�@k��@��@`+@ @��(@�`@��h@��@���@���@`)@�@��@��@ '@ @)�(@G�X@&@`@_�h@|��@$@�@���@���@$@�@���@�� @$@  @��( @�X @$@` @+�h @@�� @X�� @l�� @ #@� @��� @l�!@@"@ !@��(!@��X!@`+@`!@��h!@'��!@`+@�!@�2�!@���!@�2�!@��@"@�2H"@��"@�2�"@���"@�2�"@� #@�2(#@��h#@�2p#@��#@�2�#@��$@"�$@"�H$@9�P$@A��$@R��$@Z��$@k��$@s� %@��(%@��h%@��p%@���%@���%@��&@��&@��H&@��P&@���&@���&@���&@���&@�� '@�('@
�h'@�p'@��'@��'@"��'@)�(@.�@(@5�H(@:��(@A��(@F��(@M��(@R�)@Y� )@^�`)@e�h)@j��)@q��)@v��)@}��)@��8*@��@*@���*@���*@���*@���*@��+@��+@��`+@׍h+@��+@���+@O��+@[��+@6�8,@��@,@Ҙ�,@��,@��,@/��,@� -@��(-@�h-@׍p-@h��-@��-@��-@/�.@&�@.@[�H.@z��.@���.@���.@׍�.@h�(/@��0/@��p/@[�x/@z��/@'2�/@P�0@�10@��P0@�QX0@���0@��0@���0@���0@(�01@��81@��x1@���1@0��1@'2�1@P�2@�12@��`2@��h2@x��2@���2@��2@@;@�2@0��2@�3@�:@ 3@:�(3@X�X3@�:@`3@T�h3@o��3@�:@�3@���3@���3@�:@�3@���3@��4@�:@ 4@��(4@`4@�h4@���4@(��4@�4@?��4@ 5@\�(5@u�`5@��h5@�5@���5@�5@���5@�� 6@��(6@`6@�h6@�6@0��6@I��6@b��6@ 7@}�(7@��X7@:@`7@��h7@���7@ 9@�7@���7@���7@���7@�� 8@��(8@�`8@-�h8@��8@H��8@���8@���8@d� 9@�(9@ �h9@cbp9@X��9@z��9@��:@��:@��H:@��P:@��:@�Q�:@���:@�:@��@;@�H;@���;@���;@@��;@P_�;@a_ <@y_(<@(L`<@�_h<@��<@n@�<@�_�<@�_�<@@l@�<@�_�<@�_=@�C@ =@`(=@(MX=@@j@`=@`h=@���=@@j@�=@*`�=@�M�=@@j@�=@=`�=@8N>@ i@ >@��(>@X�`>@��h>@���>@P`�>@pN�>@h@�>@c`�>@x` ?@|`(?@�NX?@�f@`?@�`h?@D	�?@`e@�?@�`�?@�`�?@@d@�?@���?@�`@@�c@ @@�`(@@�`X@@�a@`@@	�h@@�`�@@a@�@@�`�@@a�@@@_@�@@��@@aA@`^@ A@ a(A@4aXA@`e@`A@FahA@Xa�A@`S@�A@da�A@xa�A@ H@�A@�a�A@�aB@@E@ B@�a(B@�aXB@ F@`B@4�hB@O��B@�B@�B@d��B@���B@�B@�B@�2�B@��(C@�20C@���C@Md�C@��C@pd�C@��D@�dD@XD@�d`D@0��D@���D@���D@���D@(�@E@�2HE@��E@�2�E@,��E@�2�E@9� F@�a(F@�NhF@�apF@(O�F@�a�F@hO�F@�aG@О@G@�aHG@�O�G@�a�G@(P�G@b�G@hP H@Tb(H@HShH@DbpH@Q�H@*b�H@�P�H@�.I@b@I@7bHI@�P�I@��I@��I@K��I@��J@F� J@�`J@b�hJ@X��J@SM�J@���J@Pb�J@�R8K@@b@K@pR�K@&b�K@�Q�K@b�K@`QL@3bL@RXL@c`L@��L@]��L@X��L@X��L@��0M@M8M@ �xM@���M@p��M@[b�M@�SN@cbN@�SPN@kbXN@�S�N@sb�N@0T�N@{b�N@hT(O@�b0O@�TpO@��xO@���O@�b�O@�TP@�bP@8UHP@�bPP@�U�P@���P@���P@���P@�� Q@�b(Q@hVhQ@�bpQ@�V�Q@��Q@�V�Q@�R@(W@R@�bHR@0��R@�b�R@�W�R@�b�R@�WS@c S@(X`S@TbhS@�[�S@Db�S@�X�S@*b�S@hX8T@�.@T@Т�T@��T@\�T@K��T@��U@F�U@`�XU@b�`U@У�U@SM�U@(��U@Pb�U@�Z0V@@b8V@XZxV@&b�V@�Y�V@b�V@8YW@3bW@�YPW@cXW@H[�W@]��W@���W@X��W@��(X@M0X@h�pX@��xX@p��X@[b�X@�SY@cbY@�SHY@kbPY@�S�Y@sb�Y@0T�Y@{b�Y@hT Z@�b(Z@�ThZ@��pZ@���Z@�b�Z@�T�Z@�b[@8U@[@�bH[@�U�[@���[@���[@���[@��\@�b \@hV`\@�bh\@�V�\@��\@�V�\@��\@(W8]@�b@]@0��]@�b�]@�W�]@�b�]@�W^@c^@(X`^@��h^@���^@���^@��^@���^@��@_@�QH_@c�_@R��_@!c�_@3c�_@?c`@Nc `@Zc``@ich`@�9�`@k��`@v�a@��a@��Ha@��Pa@`��a@���a@���a@nc�a@|c(b@�Q0b@cpb@R�xb@!c�b@Nc�b@�cc@icc@�9Hc@3cPc@���c@���c@8��c@���c@��@d@ncHd@|c�d@�Q�d@�9�d@R��d@!ce@Nc e@�c`e@�9he@�9�e@�c�e@�c�e@�9�e@�98f@:@f@:�f@��f@��f@�9�f@�\(g@�90g@�\pg@:xg@ȥ�g@�c�g@�ch@�Qh@�cHh@�_Ph@���h@��h@���h@�H�h@�� i@ɩ(i@hi@�2pi@Щ�i@�2�i@��i@@j@ d@j@"NHj@8]�j@1N�j@`]�j@:d�j@�]k@Dd k@�]`k@�_hk@ ��k@�H�k@8��k@�.�k@�@l@��Hl@�d�l@���l@�d�l@¤�l@�dm@5e m@R�`m@��hm@�m@�d�m@�]n@�Bn@�dHn@��Pn@^�n@e�n@e�n@�Q�n@�d o@�d(o@`^ho@ʤpo@x�o@¤�o@
�o@��p@4@p@��Hp@^�p@5e�p@��p@c��p@k�q@�� q@0�`q@��hq@Ie�q@�j�q@�jr@�jr@�j@r@�jHr@k�r@�e�r@ f�r@Hf�r@hfs@.ks@Ek8s@��@@s@WkHs@nkxs@@�@�s@�k�s@�f�s@�@�s@�k�s@�kt@�kt@Ъ8t@`�@@t@a�Ht@��xt@�@�t@�k�t@�k�t@��@�t@�f�t@q��t@��@u@�ku@��8u@`�@@u@lHu@��xu@@�@�u@Sl�u@ll�u@`�@�u@{l�u@�l�u@�@v@��v@ �8v@��@@v@�lHv@�gxv@�@�v@�l�v@�l�v@�@�v@�g�v@���v@��@w@θw@޸@w@�Hw@�xw@ �@�w@��w@H��w@)��w@<�x@�x@�8x@@�@@x@�Hx@�xx@��@�x@,��x@?��x@�@�x@N��x@a��x@�@y@p�y@��8y@�@@y@��Hy@���y@���y@��y@��@�y@���y@��y@���y@��@z@ĺz@ۺ8z@��@@z@�Hz@�xz@@�@�z@���z@���z@��@�z@��z@���z@��@{@��{@�8{@��@@{@�H{@#�x{@ �@�{@9��{@U��{@ �@�{@l��{@���{@ �@|@9�|@��8|@ �@@|@��H|@�x|@��@�|@��|@@��|@��@�|@��|@���|@��@}@��}@�8}@��@@}@1�H}@I�x}@��@�}@b��}@z��}@�~@�}@���}@��}@��@~@��~@��8~@@~@@~@�2H~@���~@�2�~@���~@B��~@��(@|�0@�p@��x@��@���@���@Z��@�H�@̼P�@*���@B���@J��@e��@m�0�@��8�@��x�@����@����@[�ȁ@��@9��@��P�@A�X�@Ь��@�.��@v��@b��@v�0�@M8�@���@b���@v�ȃ@MЃ@� �@�2(�@��h�@�2p�@����@I�Ȅ@��@N��@ȭP�@S�X�@����@[���@���@c��@x�(�@j�0�@��p�@u�x�@����@L��@���@8��@��H�@A�P�@ؑ��@9���@H�؇@B��@x� �@'2(�@I�h�@�1p�@���@�.Ȉ@���@»�@лP�@�X�@���@���@��@!��@0�@�@MH�@���@B���@N�Њ@Z�؊@h��@E �@�`�@�h�@����@���@"��@�l�@hH�@�lP�@0h��@�l��@hh�@�.�@�h(�@m0�@�hp�@mx�@�h��@mȍ@@i�@m�@pi`�@�.h�@i��@m��@@i�@m��@pi@�@I�H�@���@N���@ȭЏ@S�؏@���@[� �@��`�@c�h�@x���@j���@���@u���@��@�@@mH�@Hm��@`m��@hmБ@�mؑ@�m�@�m �@�m`�@�mh�@�m��@�m��@�m�@n��@n8�@$n@�@,n��@Dn��@Lnȓ@dnГ@ln�@�n�@�nX�@�n`�@�n��@�n��@j�@�n�@/j0�@�n8�@�nx�@�n��@2���@�ȕ@�i�@B��@ȵP�@|�X�@H���@cb��@�n�@���@ȶ(�@��0�@��p�@Z�x�@(���@̼��@P��@ۼ�@�`�@�.h�@o��@R���@o�@";��@Ro8�@0o@�@;o��@ko��@yo�@�o�@�o(�@�o0�@�op�@�ox�@�o��@�o��@�o�@]��@;�H�@o�P�@L���@�.��@]��@j��@�0�@�8�@H�x�@z���@p���@��Ȝ@���@׍�@�P�@��X�@���@����@8��@���@��(�@��0�@����@�.��@]�Ȟ@j�О@��@��@H�X�@z�`�@p���@����@���@׍�@�0�@��8�@�x�@����@8���@��Ƞ@���@���@��P�@e�X�@ ���@����@ ��@���@��@�@�QH�@�o��@v���@pТ@Zآ@p �@�J(�@�h�@'Wp�@����@-pȣ@4p�@e�@�`�@Jvh�@P���@���@x��@qv�@�v�@ �@ �@�v(�@qX�@ �@`�@�vh�@�v��@�v��@(qإ@��@�@�v�@w �@w(�@-wX�@`�@`�@Dwh�@_w��@uw��@�w�@�w�@�w�@ �@ �@Hq(�@�w`�@�wh�@�w��@x��@�wا@ �@�@%��@@� �@Qx(�@bxX�@��@`�@xxh�@�x��@�@��@�x��@�x�@�x�@�q �@+y(�@�q`�@Ayh�@Uy��@�y��@�y�@�y�@�y �@�(�@��X�@@�@`�@�h�@%���@ �@��@7���@J�ت@ �@�@d��@w��@ �@ �@��(�@��X�@ �@`�@��h�@����@ �@��@����@��ث@ �@�@��@+��@ �@ �@E�(�@X�X�@ �@`�@r�h�@����@ �@��@����@���@���@���@��@ �@��(�@ȾX�@��@`�@��h�@���@���@�ح@ �@�@0��@C��@ �@ �@^�(�@q�X�@ �@`�@��h�@����@ �@��@����@��خ@ �@�@���@���@ �@ �@�(�@)�X�@ �@`�@D�h�@W���@ �@��@r���@(��@|��@O�0�@��8�@V���@����@��Ȱ@��а@�� �@��(�@��h�@��p�@����@����@x���@���@��@�@��H�@����@����@ɘв@��ز@��@�� �@��`�@a�h�@���@g���@5��@m���@З8�@t�@�@���@{���@�ȴ@��д@$��@���@@�X�@��`�@\���@����@\��@���@��0�@��8�@�x�@���@���@��ȶ@ �@(�@`�h�@��p�@����@���@����@�z�@ؿ@�@��H�@���@���@8�и@PNظ@`� �@��(�@��h�@�p�@���@)���@-��@p��@�qH�@�VP�@`r��@����@D�غ@��@Z� �@)�(�@q���@�y��@�rȻ@
zл@�r �@D�(�@zh�@q�p�@0z��@����@Hz��@���@`z@�@��H�@xz��@%���@�zн@R�ؽ@�z�@� �@�z`�@*oh�@s��@";��@8s�@�@��@`s8�@��@�@�s��@���@ȿ@�zп@ �@�.(�@�sh�@��p�@�s��@�z��@(t��@�z�@�t@�@�H�@�t��@�z��@0u�@�z�@�u�@�� �@��`�@��h�@���@�}��@~�@!~�@ �@�@?~H�@H���@]~��@p���@{~��@���@�~�@��@�@�~H�@����@�~��@���@�~��@8��@u��@`�@�@��H�@����@����@����@����@��@@��@`�@�@��H�@����@����@����@ ��@@�@h�@�@�@�H�@���@��@����@>��@���@T�@�@�@jH�@(���@���@A���@���@Z��@��@s�@�@�H�@����@����@����@����@���@��@�@�@4�H�@K���@e���@|���@����@���@���@��@�@!H�@8��@R��@i��@���@��@��@�@�@�H�@���@���@���@4���@��@|�@@|@�@j�H�@h|��@����@�|��@����@�|�@׀�@}@�@�H�@���@��@8��@X��@x�@��@�@�@�H�@���@��@���@(}��@��@��@(�8�@@�@@�@>�H�@\���@m���@����@����@P}�@��@�@�@x�H�@!���@����@>���@����@[� �@Ċ(�@Պ`�@�h�@����@
���@���@��@��@3���@I� �@V�(�@o�`�@}�h�@����@����@����@@���@͋�@��@ �@x�(�@K�X�@�@`�@`�h�@���@����@	���@J���@]��@`�@ �@v�(�@��X�@��@`�@��h�@����@ό��@����@�@��@���@���@�@ �@��(�@ЃX�@�@`�@�h�@����@�@��@'���@ ���@�@��@=���@H��@�@ �@S�(�@g�`�@��h�@����@�@��@����@Ǎ��@�@��@ۍ��@��@�@ �@�(�@�X�@�@`�@3�h�@K���@�@��@_���@w���@�@��@����@o� �@��(�@��`�@��h�@ώ��@���@p���@����@��@`�@ �@*�(�@=�X�@`�@`�@Y�h�@l���@��@��@����@����@����@ɏ �@�(�@��`�@��h�@����@����@����@�@��@����@���@�@ �@�(�@8�X�@�@`�@`�h�@8���@�@��@����@����@�@��@����@���@�@ �@�(�@(�X�@�@`�@P�h�@8���@�@��@x���@����@ �@��@����@���@ �@ �@��(�@�X�@�@`�@@�h�@���@�@��@h���@����@�@��@����@���@�@ �@j�(�@_�h�@~�p�@g���@o���@v��@j��@_�H�@~�P�@g���@���@���@���@�0�@�8�@0�x�@/���@P���@%���@���@,��@��`�@��h�@���@3���@H���@<���@��8�@׍@�@؆��@H���@���@S���@H��@���@��`�@�h�@[���@���@��@���@��H�@׍P�@���@���@P���@/���@�� �@[�(�@��h�@��p�@����@����@��@׍�@P�P�@�X�@����@/���@����@[���@��(�@��0�@0���@y���@h���@����@���@���@�X�@��`�@����@����@0���@����@��0�@��8�@ �x�@����@����@���@���@��@�@o��@��8�@��@@�@��H�@����@����@���@N���@@�@f�H�@x���@����@����@��@��@����@̒��@��@�@ޒ�@�8�@��@@�@�H�@�x�@��@��@*���@@���@�@��@L���@a���@��@�@S��@	8�@ �@@�@�H�@��x�@ �@��@����@����@��@��@q��@#���@��@�@��@�8�@��@@�@�H�@��x�@`�@��@B���@���@e���@��@���@�X�@��`�@	��@��@p��@!��@�0�@'8�@�x�@-��@���@3��@��@9�@?`�@Yh�@���@b��@���@k��@v8�@�@�@���@�2��@���@�2��@� �@�(�@�h�@/�p�@&���@'2��@��@�1�@P�@�QX�@P��@����@��@�_�@
3H�@�HP�@@;��@8���@��@A��@�0�@9�8�@�x�@B���@0��@'2�@P��@�1�@��`�@ؕh�@x���@����@���@`A�@���@���@`A �@Ж(�@�X�@`A`�@��h�@
���@�A��@���@��@ �@�@A��@	�@�
A �@�(�@	X�@ A`�@V�h�@D	��@ A��@)	��@@	�@ A�@X	�@p�@ A �@��(�@��X�@`
A`�@�h�@'���@`
A��@7���@S��@�A�@k��@���@`
A �@q	(�@�	X�@��@`�@�h�@����@ A��@����@���@�A�@_��@�	�@�A �@��(�@�	X�@�A`�@��h�@�	��@�A��@)���@G��@�A�@�	�@#��@ A �@�	(�@��X�@ A`�@ٗh�@
��@@A��@����@���@`
A�@���@'��@`
A �@�2(�@
��@B���@��@e��@�A��A�XA��`A	�A�2�A���A�2�A��@A�2HA��A�2�A���A�2�A� A�2(A��hA�2pA���A"��A"�A9�AA�PAR�XAZ��Ak��As��A���A��(A��0A��pA��xA���A���A��A��A��PA��XA���A���A���Ae��Aj�(Aq�0Av�pA}�xA���A���A��A��A��HA��PA���A 
�A)
�A=
�AF
 A�(A
�hA�pA��A��A"��A)�	A.�@	A5�H	A:��	AA��	AF��	AM��	AR�
AY� 
A^�`
A׍h
A��
A���
AO��
A[��
A6�8A��@AҘ�A��A��A/��A� A��(A�hA׍pAh��A��A��A/�
A&�@
A[�H
Az��
A���
A���
A׍�
Ah�(A��0A��pA[�xAz��A'2�AP�A�QA��`A8�hA@��AA��Ap��A9��AH�8AB�@Ax��A'2�AP��A�1�A�� A��(Ax�`A�hA���A�A�A��A��A�A�A��A�A A A��(A��XA`!A`A�hA���A?��A�A\��Au� A��(A`A��hA�A���A���A���A A�(A`A0�hAI��Ab��A�A���A
A�A A
(A)
XA�A`A��hA���A���A���A���A� A-�(A�`AH�hA���A��A`
�Acb�AI�0A5
8A=
xAM
�AU
�Af
�Am
ALA�
PA�
XA�
�A���A=��A�
�A�
0A�
8A�
xA��A�
�A�
�A�
A�
A�
PAXA�A�A�
�A!�A 0A(8AHxA/�Ap�A6�A?AMA\PAmXAz�A��A��A��A�(A�0A�pA�xA��A��A�A�A�HA	PA(�A�AX�A�A* A�b(A;hA�ipA�i�A��A��AO� AO�@ ALH AS� AZ� AZ� A�� A�!Ae !Ae`!A�Qh!A���!A�!A��"A�"A�@"A�H"A(Mx"A *A�"A��"A���"A *A�"A��"A�M�"A *A#A
#ApN8#A (A@#A H#A8Nx#A)A�#A3�#AX��#A���#A��$AG$A4a8$A`&A@$A[H$AD	x$A`&A�$Al�$AD	�$A`&A�$A~�$A�a�$A�%A%A�%A�a8%A`&A@%A�H%A�ax%A`&A�%A�2�%A��%A�2�%A,�&A�2&A9�`&A�h&A��&A��&A��&A��&A�8'A�@'A��'A�2�'A�2�'A@�'A@ (A�Q((A�ch(A�_p(A���(A�H�(A��)A�a)A�aH)A�aP)A�)Ab�)A��)AsE�)A d *A"N(*A8]h*A1Np*A`]�*A:d�*A�]�*ADd+A�]@+A�_H+A ��+A�H�+A8��+A���+AX"(,A�0,A[�p,A�x,A��,Ak�,A�-Ar-A�@-AzH-Ah�-A��-A�-AD�-A�.A�.Ap@.AyMH.A��.A��.A�.AX�.A�/A�B/AP@/A?H/A��/A��/A��/A�/A00AR0A�@0AaH0A��0A,�0A �0A>�0A1A�1A0@1AIH1Ah�1Af�1A��1A�1Ax2A�2A�@2A�H2Ax�2A��2A�2A��2A83A�3A�@3A�H3Ax �3A
�3A!�3A�3A`!4A'4A�!@4A8H4A"�4AI�4A�"�4Af�4AH#5A�5A�#@5A�H5AP$�5A��5A�$�5A��5A�6A�6A�@6A
H6A�$�6A�6AP%�6A2�6A�%7A?7A�%@7ASH7A(&�7Ag�7A�&�7A��7A�&8A�8A`'@8A�H8A�'�8A��8A�(�8A��8A�9A�9A@9AH9A�9A-�9A)�9A;�9A�):AN:A *@:A]H:A+�:Aq�:A@+�:A��:A�+;A�+;A,@;A�H;AX,�;AMI�;Ax��;AvI�;A��<AbI<AuT@<A�IH<A��P<AbI�<A�I�<A��<A�I�<A`\�<A�I=A�I=A��@=A�IH=A`]P=A�I�=A�I�=A���=AJ�=A(J�=A��=A��>A�,>Ap08>A@FA@>A�,H>A�,x>A�_A�>A݌�>AR��>AbA�>A�>A�W�>A�`A?A�S?AuT8?A@`A@?A�KH?A�Kx?AGA�?A-�?A#-�?A`GA�?A+-�?A-M�?A VA@A(�@ABS8@A`^A@@A_SH@AoSx@A[A�@A���@A�6�@AJA�@A5-�@A�6�@A���@AJAAAJ-AAU-8AA�FA@AAdUHAA{�xAA�YA�AA`-�AAp-�AA@HA�AAyM�AAb�AAYABAC<BA�-8BA�VA@BA�-HBA�0xBA�EA�BA�-�BA�-�BA�SA�BAv��BA�-�BA�EACAfKCA�-8CA�CA@CA��HCA8OxCALA�CA��CA8O�CALA�CA;*�CA�0DA.DA1DA�-PDA�-XDA@1�DA.�DA.�DA5.�DAE.�DAx1(EA�-0EAS.8EAo.�EA�.�EA�1�EA.�EA2@FA�.HFA�2�FA��FA�2GA�QGA3`GA�.hGA@3�GA�.�GA�3�GA�Q�GA�3HA�.@HA�QHHA4PHA�.�HA�.�HA4�HA:�HAp4IA�. IA�4`IA�.hIA`5�IA�U�IA�5JAnJA6JA�QHJA�QPJA6�JA�.�JA86�JA�.�JA�6 KA��(KA�6hKA�.pKA(7�KA�.�KA�7LA��LA�UHLA��PLAXV�LA��LA�V�LA��LA`W MA(MA�WhMA^�pMA�W�MA���MA0X�MA�.NA�7@NA�.HNA(8�NA/�NA�8�NAA?�NA8YOAY� OApY`OAVhOA�8�OA/�OA�8�OAQ��OA098PAL@PAh9�PA���PA�9�PA�9�PA��PAZ�PA:QA �QA�: QA;XQAM�`QA��hQAU��QAL�QA`[�QA�/�QA8;0RAVC8RA�]xRALC�RA0^�RA9C�RAh;SABCSA�;PSA��XSA�_�SA��SA�?�SAx<�SA/�SA�<(TA-/0TA0=pTAC/xTA�=�TAM/�TA�=UA�CUAP>HUAW/PUA�>�UA`/�UAX?�UAg/�UA�? VA��(VAn/hVA�QpVA�/�VA�/�VA�?WA�/WA @PWA�/XWAX@�WA�/�WA�@�WA�/�WA�@(XA��0XAApXA`/xXA�/�XAg/�XA�/YA�YYAbHYA�YPYAXwXYA��YA��YA�A�YA�Q�YAmU�YA�.(ZA�.0ZAmUpZA��xZA�B�ZA��ZA C[A�Q[APCH[AnP[A�CX[A�Q�[A0�[A�[A�.�[A�C \A�.(\A�Ch\A�.p\AD�\A-0�\A@D�\A�.]AxD@]A��H]A�D�]A�.�]A�D�]A�H�]A8E�]AZS^AZS ^A8E`^A?Wh^ABS�^AgC�^AhE�^A�K�^A�E8_A�.@_A60�_A�Q�_A60�_A�.�_A�.�_A�E@`A�WH`A0��`A�Q�`A0��`A�W�`A�Q�`A�W(aA�_0aA�FpaAP�xaA_��aA��aA{�bAY�bA��HbA�.PbAؕ�bA���bAG�bAMI�bA�Z cAvI(cA�I`cAbIhcAL�cA�I�cA���cAbI�cA�H�cApG�cA��dA pA dA��(dApGXdA pA`dA�hdApG�dA pA�dA�;�dA�G�dA�nA�dA<�dA�GeAnA eA�K(eAHXeA�mA`eA��heA�H�eA@mA�eA_S�eA�H�eA�lA�eA(��eA(IfA�lA fA��(fA�IXfA�kA`fA�hfA�I�fA�kA�fA݌�fAPJ�fA�jA�fA�9�fA�JgA@jA gAJ�(gAKXgA�iA`gA�hgA�K�gAiA�gAyM�gAL�gA�gA�gA��gA@L(hA�Y0hA�LphA�xhA�L�hA�Y�hAI�hA�LiA��iAMHiA��PiA�K�iA��iAXM�iA���iAK@jA��HjAN�jA���jA�J�jAY��jA`N(kA�.0kAPJ�kA�kA�I�kA���kA�N(lA��0lA�I�lA�Q�lA(I�lAn�lA�H@mAnHmA�H�mA�Q�mAHnA�BnAOHnA�BPnA�G�nA�/�nA0O�nAȦ�nAxO0oA�M8oA�OxoA�/�oAP�oA1C�oA�G pA�L(pAXPhpANppA�P�pA�Q�pA�pA�QqApG@qAMIHqAx��qAvI�qA���qAbI�qAXTrA�IrA�TrAbI@rA�IHrA��rA�I�rA`\�rA�I�rA�I�rA��sA�IsA`]sA�I@sA�IHsA��PsAJ�sA(J�sA��sA�Q�sA݌�sAR��sA`�AtAtA�W8tA@�A@tA�SHtAuTxtA��A�tA�K�tAU�tA`yA�tA-�tA8U�tA�yAuA�QuA-M8uA��A@uA(�HuA�UxuA`�A�uA_S�uAoS�uA@�A�uA���uA�H�uA |AvAJ-vA�U8vAyA@vAv�HvA�UxvA�A�vAdU�vA{��vA��A�vA`-�vAp-�vA`zAwAyMwAb8wA�A@wA<HwA(VxwA �A�wAfK�wAqK�wA`�A�wA�Q�wAXV�wA@�AxA�-xA�V8xA�A@xA�QHxAWxxA��A�xA���xA8O�xA��A�xA��xA8O�xAAyA�yAPW`yA�.hyA�W�yA�.�yA�WzA�QzAxX`zA�UhzA�X�zA�.�zAHY�zA�.�zA�Y8{A:@{A`Z�{A�.�{A�Z�{A�Q�{A�Z�{A�. |An(|A60|A�Qh|A�Qp|A6�|A�.�|A86�|A�.}A�6@}A��H}A�6�}A�.�}A(7�}A�.�}A�7~A�. ~A@[`~A-0h~A�[�~A�H�~A�[A��A0\HA��PAh\�A���A�\�A�A�\ �A�R(�A0Xh�A�Qp�A]��AR��A`]��AR�A�]@�AA?H�A�]��A$R��A^ЁA:R؁AFR�A/ �AaR`�A~Rh�A`^��A�R��A�^��A�^�A���A�R8�A)�@�A _H�A`_��AM���A�_ȃA�ЃA�_؃A�R�A>��A�R �A`X�A�R`�A�Rh�AS��AL��AS�A6S�A�`0�A?S8�A�`x�AGS��A�`��ASSȅAa�A^S�AXaP�AsSX�A�a��A�S��A8b�A�S�A�b(�A��0�A�cp�A�Sx�A�c��AD���A(d�A�S�AXdH�A�SP�A�d��A����A0\�A���Ah\0�A��8�A�\x�A��A�\��A�RȉA0X�A�Q�A]P�ARX�A`]��AR��A�]�AA?�A�](�A$R0�A^p�A:Rx�AFR��A/��AaR�A~R�A`^H�A�RP�A�^X�A�^��A���A�R،A)��A _�A`_ �AM�(�A�_h�A�p�A�_x�A�R��A>���A�R��A`��A�R�A�R�AS@�ALH�AS��A6S��A�`ЎA?S؎A�`�AGS �A�``�ASSh�Aa��A^S��AXa�AsS��A�a8�A�S@�A8b��A�S��A�bȐA��АA�c�A�S�A�cX�AD�`�A(d��A�S��AXd�A�S�A�d0�A�8�A�e��A/��A fȒA-/ВA�f�AC/�A(gX�AM/`�A�g��A�C��A(h�AW/�A�h0�A`/8�Aix�Ag/��Ahi��A��ȔA�i�A��A�i`�A�-h�Aj��A.��A�j�AE.��A0k8�A�-@�Ahk��A;*��AlȖA.ЖA@l �A�S(�A�lh�A�/p�A�lx�A�S��A�S��Am��A�S�AXm@�A�/H�AXmP�A�S��A�S��A�mИA
TؘA�m�A�/ �A�m(�A
T`�A��h�A0n��A�B��A�n�A`/��A�n�A�B8�A�B@�A�n��Ag/��A�n��A�B�A��A�n(�A�Y0�AXw8�A�p�A�x�Ao��A�.țA`p�A�Q�A`p�A�.P�A��X�A�p��A���Apq�A.�Ar@�A�QH�A�r��An��A�r��A�QНA�.؝A s�A�. �Aps`�A�.h�A�s��A-0��At�A�.��A`t8�A��@�A�t��A�.��AuȟA�HПA�u؟AZS�AZS�A�u`�A?Wh�A�u��AgC��AHv�A�K��A�v8�A�.@�AT��A�Q��AT��A�.�A�.�A�v@�A�.H�A�w��A�W��A0��A�Q�A0���A�W@�A�.H�A�x��A�_��AyУA.TأApy�A:T �AHz`�A��h�AX{��A�.��A�{�AY���AX|@�A�H�A���A
���A���A�vȥAq��A�A�A�.�A�sH�A��P�A�s��A���A�t�A]��A8� �Ap�(�A`�`�A��h�A����A����A���A���A؅�A �A �Arv(�Aqh�A��p�A$���A‰��A͉��Aԉ�A߉@�A�H�A���A����A��A,��A�j �A?�(�A��X�A`�A`�AW�h�A���A`�A��Am���A��تA��A�Ap��A�`�A �A �A��(�A�`X�A��A`�A��h�A�`��A �A��Aؖ��A�`ثA��A�A���A�`�A �A �A�(�A�`X�A��A`�A8�h�A����A �A��A`���A��جA �A�Aؗ�A���A��A �A�(�A��X�A �A`�A �h�A����A �A��AH���A��حA��A�AЬ�Ap��A��A �A�(�Ap�X�A�A`�A��h�A����A@�A��A���A(�خA@�A�A#��A���A��A �A.�(�AЙX�A��A`�AH�h�AЙ��A��A��Af���A�دA��A�A��A8��A��A �A��(�Ah�X�A��A`�A��h�Ah���A��A��A����A��ذA��A�A���A���A��A �Aԭ(�AؚX�A��A`�A�h�Aؚ��A��A��A���A��رA��A�A ��A���A��A �A'�(�A@�X�A��A`�AA�h�A@���A��A��A_���A`�زA��A�A���A`��A��A �A��(�AЛX�A��A`�A��h�AЛ��A��A��A(���AЛسA��A�AP��AЛ�A��A �A��(�AЛX�A��A`�A��h�AЛ��A��A��A؜��AЛشA��A�A��AЛ�A��A �Az�(�A��X�A��A`�A��h�Aˮ��A��A��A���A0�صA��A�A��A`��A��A �A"�(�A9�X�A��A`�AT�h�A����A��A��An���A��ضA��A�A���A���A��A �Aկ(�A��X�A��A`�A�h�A���A��A��A���A�طA��A�A)��A8��A��A �AE�(�A\�X�A��A`�Ay�h�Ap���A��A��A����A��ظA��A�Aǰ�A��A��A �A��(�A��X�A��A`�A�h�A����A��A��A.���AP�عA��A�AK��Ax��A��A �Ah�(�A��`�A|�h�A����A �A��A����A�غA�A�A���AH��A��A �Aı(�A��X�A�A`�Aޱh�A���A��A��A����A`�ػA�A�A��A���A��A �A,�(�A�X�A@�A`�AF�h�Ap���A��A��A`���AТؼA�A�Av��A0��A@�A �A��(�AȣX�A@�A`�A��h�AX���A@�A��A²��A��ؽA@�A�A߲�A���A �A �A�(�A�h�A�p�A���A���A���A��A�@�A�H�A���AC��ACпA�ؿA��AJ �AJ`�A�h�A���A���A��A����A��@�A�H�A���AC��AC�A��A��AJ �AJ`�A�h�A���A���A��A��A�H�A�P�A���A��A���A��A �@�A�_H�A&���A���A�`��A��A(�A$0�A$p�A-x�A-��A8��A8�A"N�A"NH�A1NP�A1N��A?N��A?N��ANN��ANN �A+d(�A)�h�A
dp�A5���A�2��AC��A�2�AN�P�A�2X�AY���A@��Ad���A���Ao�(�A0�A|�p�Ax�A����A����A���A�A��H�AP�A����A ��Aij��Aѳ��Aֳ(�A�0�A����Ao	��A���At	��A!��Ay	�A2�X�A~	`�AC���A�	��AT���A�	��Ae�0�Av�8�A{�x�A����A����AMd��A���Apd�A��P�A�dX�Aئ��A���Aʹ��A���A�@�A�9H�A����Au���A����A:��A��A�9 �A�`�A��h�A���A����A2���A:���AB�8�AM�@�AV���Ab���Aj���Au���A~��A���A��X�A��`�A����A����A���A�
��A��0�AC
8�Aŵx�A�	��A̵��Ao
��Aص �A]�(�A�h�A�
p�A���An��A����A��A�@�AH�A
���AF��A���A��A��A� �A#�`�A�9h�A�9��Ax9��A�c��A�9��A�98�A:@�A:��A�9��A���A�9��A.�(�A�90�AI�p�A�cx�Ad���A:��A���A'��A�dH�A	�P�A�d��AZ���A�d��Am���AR� �Ab�(�A0�h�AMp�A`���A�B��A�d�A���A^P�AeX�Ae��A�Q��A�d��A����A��A��A �Aθ(�AX�X�A �A`�A�h�A����A��A��A����A0���A �A��A���A�(�A�0�A�p�A#�x�A#���A(���A(��A1��A1�H�A6�P�A6���A;���A;���A@���A@� �A�(�A�h�A�p�A���A#���A#���A1��A1�@�A6�H�A6���A;���A;���AI���AI�(�AQ�0�AQ�p�AY�x�AY���A�.��A*;�A݌�A��8�A`B@�A�,H�At�x�AB��A���A�S��A`B��A����AX���A�
B�A�,�A��8�A@
B@�AS<H�Aؼx�A�B��A�S��A�s��A@B��AbI��A��A���A�8�A`B@�A�H�AZXx�AB��AJ���A-M��A`
B��A�;��AX���A`B�A�:�A��8�A�B@�AǹH�A��x�A�B��A�K��A˹��A�B��AJ-��A���A@B�A�A�8�A�B@�A�H�A8Ox�A �A��A(���ABS��A��A��A_S��A��A��A�Av��A��8�A`�A@�A:H�A0�x�A�A��A(J��Ap���A^��A�I��A���AbI�A<�A��8�A �A@�A��H�Aоx�A��A��A����A8O��A@�A��AvI��A���A�I�A@��AW�@�A�-H�A��x�A`�A��AfK��Ah���A��A��AdU��A����A��A�AyM�A��8�A��A@�AMIH�A���A���A����AI��AP��A�Y�AbX�A�`�A����A�.��A����A����A��0�A�8�A���A�-��Ah���AE.��A��A;*�A8�`�A�.h�A����A�Q��Aо �A�B(�A��h�A�Bp�A`���A�.��A����A�S�A��@�A�H�A����A����A����A�B��A8��A�B �Ah�`�A�Bh�A����A4N��A���A�Q�A0�`�A.h�A����An��A�A0�AP�A�.X�AH��A�.��A(���A�.��A�(�A-00�Ap�p�A�.x�A����A����A���A�.�A�H�A�HP�A`���A?W��ABS��AgC��A��0�A�K8�A��x�AAK��A����A�.�A$� �A��(�A�Uh�A��p�AXV��A����A�V��A��A`W@�AB�H�A���A^���A�X�A�Q�A`��AR �A��`�ARh�A����AA?��Ax��A7���A��8�AwC@�A���A/��AP��AQ��A���AY��A�� �AD�X�A�`�AZ��Aa���A0���AX��AM��Ap���AU�0�AL8�A��x�A�/��A����Ax��A���A���A0�P�AںX�A����A���A�_�A��A�?�A0�@�A��H�A�U��A����AXV�A���A�V�A� �A`W`�AB�h�A���A^���A�X�A�Q��A`�8�AR@�A����AR��A���AA?�Ax�B7�B��XBwC`B��B/�BP��BQ��B��0BY�8B��@BD�xB��BZ�Ba��B0��BX�BM�Bp�BU�PBLXB���B�/�B���Bx��B��(B��0B0�pBںxB���B��B�_B�B�?B0�HB�PB���B�Q�B��B�_�B��@B�HB��B�.�B˹�B ��B��0B%�8B��B+��B���B�C�B��(B�/0B0�pB�CxBx��B�C�B��B:�B��`B1ChBX��BȦ�BP��B�/�B��8	B�/@	B���	B���	B���	BC��	BP�
BK�
B��`
B�h
B-M�
B���
BT�B��BZX`Bl�hB��Bz��B���B�Q�B��@B�WHB��B���Bؼ�B���B��@
B�.H
B���
Bn�
BX��
B�.�
B��0B�.8B�xB�.�Bh��B���B��B�.B��`B�hB�S�B�S�BP�B�.Bt�`B��hB���B�.�Bx��BY��B �@B�}HB3EXB��`BEpB��xB���B��B���B���B���B���B���B��Bp�By`B��BN� B��0Bra8B`�HB��PB��`B��hB��xBJ��BP��B���B��hB��pBh��B��B�B'�B��8B��@B8�PB��XBAhB6�pB=��BR��B���B`��BH��Bk�Bt�`B��hB���B���B���B���B��B��B�0B��8B���B���B(��B���B�XB�`BP��B!��B���B(��B���B/��B��B<��B`�BH�B��(BW�0B�@B^�HB8�� Be�� B`�� By�� B�� B��� B �!B��!BH�!B�� !Bp�0!B��8!B��H!B��P!B��`!B��h!B��x!B���!B���!B��!B��P"B"�X"B0�x"B1��"B;��"BT��"B^��"Bw��"B���"B���"B���"B���"B���"B���"B��#B��#B� #B�(#B��8#B!�@#B��P#B(�X#B��h#B/�p#B���#B6��#B0��#B�H�#BP��#BL�#B���#B�\�#B���#B=�$B� $B1�($B;�8$BT�@$B^�P$Bw�X$B��h$B��p$B���$B���$B���$B���$B���$B���$B��$B��$B���$B!��$B���$B(�%B��%B/�%B��(%B6�0%B0�@%B�HH%BP�X%BL`%B��p%B�\x%B���%BP��%B(��%Bb��%Bh��%Bk��%B���%Bt�&Bp�&B�&B��(&B��0&BH�@&B��H&B��H'B��P'Bp�p'B��x'Bh��'B���'B ��'B���'B���'B���'B@��'B���'B���'B���'B��(B�(B�(B-� (B��0(B<�8(B�H(BI�P(BV�`(Bq�h(BP�x(B{��(B���(B���(B ��(B���(B��)B�� )Bh�0)B��8)B �H)B��P)B��`)B��h)B@�x)B���)B���)B���)B���)B��)B��)B-��)B���)B<��)B��)BI��)BV�*Bq�*BP� *B{�(*B��8*B��@*B ��*B���*B��*B�.�*B��@,B��H,B��h,B�.p,B��,B���,B ��,B���,Bp��,B���,B���,B���,B��-B���-B`�.B�..B��(.B��0.B �@.B��H.Bp�X.B��`.B��p.B��x.B��/B���/B��/B�.�/B��/B���/B ��/B���/Bp�0B��0B��0B�� 0B�81B��@1B0�`1B�.h1BX�x1B���1B ��1B���1Bp��1B���1B���1B���1B��2B���2B��3B�.3B� 3B��(3B �83B��@3Bp�P3B��X3B��h3B��p3B��4B
��4B8��4B�.�4B���4B���4B ��4B���4Bp��4B��5B��5B��5B�06B�86B�X6B�.`6B'�p6B��x6B ��6B���6Bp��6B���6B���6B���6B��7B=��7B�8Bf8BE��9BW��9B`��9Bk��9B��(;Bs�0;B�P;B~�X;B���<B���<B(��<B��=BX�=B��=B��(=B��0=B��x>B���>B��>BBI�>B���>B�.�>B��>B���>B��>B��>B � @B-�(@BP�H@BBIP@B��`@B�.h@B�x@B���@B��@B��@B ��ABA��ABx��ABP��AB��pCBW�xCB��CBa��CB��CBl��CB0�EB{� EB`�@EBY�HEB�XEB|�`EB�pEB��xEB��EB���EB��EB���EB��EB���EBA��FB���FB���FB6��FB]GBY�GB�GB|� GB�hHB��pHB���HB|��HB��HB���HBA��HB���HBg�JBYJB�8JBY�@JB�PJB|�XJB�hJB��pJB���JB���JB���KB���KB��KB���KB���KB��LB��`MB��hMBp��MB��MB���MB��MB���MB��MB���MB&��MB���MB��MB��NB�NB��NB� NB��0NB'�8NB��OB.�OB0OB��8OB��HOB��POB��`OB;�hOBxxOBF��OB��OBQ��OB��OB^��OB�OBk��OB0�OBy��OBX�OB���OB�PB��PB� PB��(PB�PB���PBH�PB���PB��PB���PB�QB��QB� QB��(QBXRB��`RB(�RB���RB���RB���RB��TB��TBX(TB��0TB��@TB�HTB��UB���UB��UB(��UB-��UBH��UBM�VBk�VBp�VB�� VB��PWB��XWB�xWB���WB �XB��YBH YB��(YB��8YB��@YB��PYB�XYB
�hYB%�pYB*��YBF��YBK��ZBc��ZB��ZBv��ZB��ZBq��ZB��ZBy�[B�H\B��P\B8p\B��x\B���\B���\B��^B�^B�0^B�8^B�`^Bh^Bp^B@cB�^B�
�^B�
�^B�bB�^B0�^BI�^B�bB�^Bb�^B _B�(_B�P_B�X_B��_ByM�_B��_B�_B&�_B@�_BY`Br`B�@`B�H`B�p`B�x`B�`B��`B
	�`B	�`B3	aBHaBx0aB�8aB�`aB�haB(�aBO	�aBm	�aB�	�aBX�aB�	�aB�	 bB�(bB�PbB�	XbB�	�bB
�bBe�bB2
�bB��bBV
�bB�	�bB�
�bB
cB�
cB
 cB�.(cB�@cB
HcB
`cB/
hcB9
�cBS
�cB`
�cB}
�cB�
�cB�
�cB�
�cB�.�cB(
dBdBdB�B0dB*8dB�`dBDhdB��dBa�dBx�dB�B�dB��dB�dBH�dBp eB�(eB�PeB�XeB�`eB`�B�eB��eB��eB�B�eB��eB��eB��eB�fBfB� fB �B@fB�
HfB�
PfB`�BpfB0xfBI�fB`�B�fBb�fB�fB��fB�gB�gB�0gB�8gB�`gB hgBP�gB��gB��gB�B�gB��gB��gB��B�gB  �gBH hB@�B hB�(hB
0hB�BPhBXhBp `hB`�B�hB3�hBO�hB �B�hBk�hBz�hB`B�hB��hB��hB�~BiB�iB� iB`~B@iBHiB&piB@xiBY�iB� �iB� �iB� �iB!jBrjB�0jB�8jB�`jB@!hjBx!�jB��jB��jB�jB�jB%�jB< kBS(kBpPkB�XkB��kByM�kB��kB��kB��kB��kB
	lB	lB3	@lBHHlBxplB�xlB��lB��lB(�lBO	�lBm	mB�	mB�0mB�8mB`mB�!hmB�!�mB"�mB("�mBP"�mB�mB�}B�mBp"�mB�"nB@}B nB�	(nB�	PnB�XnB��nB�	�nB�	�nB5�nBC�nBQ�nBaoB�"oB�"@oB#HoB8#poB`#xoB�#�oB�#�oB�#�oB�#�oB $pBqpB�0pB�8pB�`pBP$hpBx$�pB�$�pB�$�pB��pB��pB�|B�pB��pB qB+(qBBPqBYXqBp�qB��qB��qB��qB��qB |B�qB%�qB0%rB�rB� rB�{B@rBHrBX%PrB{BprB+xrB8�rB`zB�rBE�rBc�rB�yB�rB��rB��rB`xBsB�sB�sB�wB0sB�8sB�@sB�vB`sBXqhsB�%psB�uB�sB��sB��sBuB�sB�sB�%�sB`tB�sB �sB�%tB`tB tB5(tB&0tB`tB`tBJhtB]�tBp�tB��tB��tB��tB��tB��tB�.�tB�uBuB@& uB(uBh&@uB��HuB,`uB�.huB��uB���uB6�uBrv�uBA�uBQ�uB�&�uBl�uB�&vB0'vBP' vBp'(vB�'@vB�.HvB�`vB�hvB��vB�.�vB��vB��vB�'�vB��vB(�vB��vB`(wB�wB�( wB�(wBh)@wB�HwB�)`wB�hwB�wB�.�wB��wB�wB*�wBC�wB�)�wBT�wB*xBixB8* xB}(xBh*@xB�.HxB�`xB�hxB��xB��xB��xB��xB��xB��xB��xB��xB�yByB yB(yB.@yB?HyBO`yB�.hyB��yB_�yB�*�yBo�yB�*�yB��yB +�yB��yB�+zB�zB�+ zB�.(zB�@zB�.HzB�`zB�hzB��zB��zB��zB
�zB�zB/�zB=�zB�.�zB�{BQ{B�+ {B_({B ,@{BlH{BH,`{B{h{B��{B�.�{B��{B��{B��{B�U�{B�9�{B�U�{B�9|B�.|Bp, |B��(|B3;@|B��H|BA;`|B�\h|BP;�|B�.�|B��|B��|B�|B�|B0�|BG�|B_}Bw}B� }B�.(}B�@}B�H}B�`}B�h}B��}B��}B��}B�.�}B�,�}B[��}B�}B%�}B3~BO~B�, ~Bc(~B�,@~B�.H~B-`~Bwh~BX-�~B�.�~B��~B��~B��~B�.�~B��~Bg)�~B�B�B�- B�(B�@B�.HB�`Bg)hB��B��B��B��B��Be�B
�BE�B�B�.�B1 �BL(�Bd@�B�.H�B�`�BV
h�B�	��B�
��B
��B2
��B���B�.ȀB|�BE�B��B��B� �B�.(�B�@�B�-H�B.`�B�.h�B���B�=��BH.��B+C��B���B>>ȁB��B�.�B��B��B� �B(�B@�B�.H�B�`�B
h�Be��B2
��B���BV
��B�	��B�
ȂB
�B�
�B
�B�.�B� �B��(�B5@�B/
H�B9
`�BS
h�B`
��B}
��B�
��B�
��B�
��B�.ȃB(
�BH�Bp.�BV�B�. �BJ�(�Bf@�B�.H�B�`�B�h�B�.��B���B/��B���BH/��B�.ȄB��B
U�B
U�B0��B0� �B��(�B��@�B�UH�B�U`�BVh�BV��BV��BV��B���B���B�.ȅB��B��B��B��B� �B�(�B@�BH�B-`�B?h�BZ��Bq��B���B�.��B���BȆBІB��B�B*��B�@ �BD(�B�P�B!0X�B80`�B��B��BO0��B`0��B��B��Bq0��B�0��B@�B�B�0�B�@�B�B�Ba�Bx �B�B@�B�H�BAp�BHx�B8A��B���B�ЈB�؈B��B@�B�BS�Bp0�B�8�B�`�B`Ah�B�Ap�B��B��B�0��B�0��B�ȉB��B���B� �B(�B�A0�B�BP�B�
X�B�A`�B@�B��B0��BI��B@�B��Bb��B��B��B�B��B��B �B�B��B�@�B�H�B�p�B x�BP��B���B���B��BЋB�؋B��B�B�B  �BH �B��B0�B�08�B�0@�B@�B`�B�0h�BBp�B�B��B1��B1��B�ȌB�ЌB`�B�B���B
�B�B �B)1(�B8B0�B��BP�B61X�B�B`�B��B��B��BC��B�B��B3��BF1��B��B�ByM�B��Bk�Bz �B�B@�B�H�B�P�B@�Bp�B�x�B���B�B��B��B&ЎB@؎BY�B� �B� 0�B� 8�B!`�Brh�B���B���B���B��B��B@!ȏBx!�B���B� �B(�BP�B%X�B<��Ba1��B{1��B8C��B`C��B �B�B�1�B�1�B�1�B�1@�B�H�B�p�B�x�B
	��B	��B3	БBHؑBx�B��B�0�B�8�B(`�BO	h�Bm	��B�	��B���B�ȒB�B�!��B�! �B"(�B("P�BP"X�B`�B��B��Bp"��B�"��B �B��B�	��B�	�B��B��B�	�B�	@�B5H�BCp�BQx�Ba��B�"��B�"ДB#ؔB8#�B`#�B�#0�B�#8�B�#`�B�#h�B $��Bq��B���B�ȕB��BP$��Bx$ �B�$(�B�$P�B�X�B�`�B��B��B���B��B+��BB�BY�Bp�B��B�@�B�H�B�P�B��Bp�B%x�B�C��B@�B��B�1��B�C��B�BЗB�ؗB��B�B�B�BX%�B`�B0�BE8�B�1@�B��B`�B�h�B�p�B��B��B���B���B��B��B�ȘB�ИB�B�BXq��B�%�B��B �B�(�B�0�B��BP�B2X�B!2`�B��B��B�C��BD��B`�B��B0D��BXD��B`�B�B�D�B�D�B@�B�B�D�BE �B@�B@�B@EH�BpEP�B �Bp�B�Ex�B�E��B �B��BF��B0F��B�BКB`FؚB�F�B�B�B�B�%�B�B0�B 8�B�%@�B�B`�B5h�B&p�B�B��B<2��B�F��B�B��BQ2țBj2ЛB`�B�B�2��B�2�B��B �B�F(�BG0�B�BP�B�2X�B�2`�B`�B��B�2��B�2��B�B��B�2��B G��B`�B�B�2�B3�B3�B)3@�BE3H�BY3p�Bu3x�B�3��BQ2��Bj2��B��BНB�2؝B�2�B��B�B�F�BG�B�B0�BHG8�BhG@�B��B`�B0@h�B�3��BC@��B�3��Bp@��B�3��B�.ȞB��B�3�B�G�B�3�B�3 �B�3(�B�G@�B�.H�B�`�B2
h�B���BV
��B�	��B�
��B
��B�
ȟB
�B�.�B��B2
�B� �BV
(�B�	@�B�
H�B
`�B�
h�B
��B4��B�G��B4��B4��B"4ȠB0H�B74�BXH�BI4�B[4 �B>�(�B�H@�B4H�B4`�B"4h�B0H��B74��BXH��BI4��B[4��B>�ȡB�H�B4�B��BJ�Bm4 �Bp(�B�4@�B�H�B�4`�B�h�B�4��B�4��B�4��B�4��B�4��B�.ȢB��B5�B5�BJ�Bm4 �Bp(�B�4@�B�H�B�4`�B�h�B�4��B�4��B)5��B�4��B�4��B�.ȣB��B5�B5�BF5�BQ5 �B\5(�Bh5@�Bt5H�B�5`�B�5h�B�H��B�5��B�5��B�5��B�5��B�5ȤB�5�B6�B(6�B�.�B� �BP�(�BD6@�B74H�BO6`�Bih�Ba6��Bu6��B�6��B�6��B�6��B�6ȥB�6�B�6�B�6�B7�B7 �B�.(�B�@�BP�H�BD6`�B74h�BO6��Bi��Ba6��Bu6��B�6��B)7ȦB47�BN7�BY7�Bs7�B~7 �B�7(�B�7@�B�.H�B�`�B)7h�B47��BN7��BY7��Bs7��B~7��B�7ȧB�7�B�6�B�6�B�6�B�6 �B�6(�B�6@�B7H�B7`�B�.h�B���B�7��B�H��B�n��BI��B�7ȨBHI�B�7�B�7�B8�B8 �B*8(�B98@�BN8H�B]8`�BpIh�B�I��B�.��B���B��B@&��BȩB�I�B���B,�Bq8�BJ �B�8(�B�8@�B�8H�B�8`�B�8h�B�8��B�8��B@J��B�.��B���B��ȪB6�Brv�BA�BQ�B�& �Bl(�B�&@�B0'H�BpJ`�Bp'h�B�'��B���B�8��B�8��B9��B�.ȫB��B��B�J�B��B�J �B�(�B0K@�B�H�B�K`�B�h�B0L��B���BXL��B�.��B���BȬB*�BC�B�)�BT�B* �Bi(�B8*@�B}H�B�L`�B�.h�B���B���B9��B���B"9��B�ȭB,9�B��B��B��B� �B(�B@�BH�B.`�B?h�BO��B�.��B���B���B�L��B�ȮBM�B69�BHM�BN9�BxM �Bj9(�B�M@�B�.H�B�`�BQh�B�+��B_��B�M��Bl��B�9��B{ȯB�9�B�.�B��B��BN �B�U(�B�9@�B�UH�B�9`�B�9h�B(N��B�9��B:��B&:��BD:��B�.ȰB��Bb:�B|:�B�:�B�: �B�.(�B�@�B�:H�B�:`�B�:h�B;��B�.��B���B����B.;��B��ȱB<;�B�\�BK;�B^;�Bl; �Bz;(�B�;@�B�;H�B�;`�B�.h�B���B���B��B��B0��BGȲB_�Bw�B��B�.�B� �B�(�B�@�B�H�B�`�B�h�B���B�.��B���B[���B��B%ȳB3�BO�BPN�B�.�B� �B�N(�B�N@�B�NH�BO`�B�.h�B���B�;��BPO��B�;��BxO��B�.ȴB��Bw�BX-�B��B� �B�.(�B�@�Bg)H�B�`�B�h�B�O��B���B���B�;��B�;��B�.ȵB��Bg)�B��B��B� �B�(�B�@�BeH�B
`�BEh�B��B�;��B�;��B�.��B���BLȶB<�B�.�B��BV
�B�	 �B�
(�B
@�B2
H�B�`�B�
h�B
��B#<��B.<��B�.��B���B�bȷB9<�B�b�B�c�B�b�BB< �B�b(�BK<@�BcH�BT<`�B?ch�B]<��B_c��Bf<��Bc��Bo<��Bx<ȸB�<�B�<�B�<�BE�B� �B�(�B�@�B�.H�B�`�BHh�Bp.��BV��B�.��BJ���Bf��B�.ȹB��B�<�B�O�B�<�B�< �B�.(�B�@�B�<H�B�<`�B=h�B=��B=��B+=��B�.��B���B�-ȺB.�B�.�B��B�=�BH. �B+C(�B�@�B>>H�B�`�B�.h�B���B���B���B��B��B9=ȻBI=�BY=�Bp=�B�.�B� �B�=(�B�=@�B�=H�B�=`�B�=h�B�=��B�.��B���B�=��B�=��B�=ȼB>�B�.�B��B>�B!> �B�.(�B�@�B
H�Be`�B2
h�B���BV
��B�	��B�
��B
��B�
ȽB
�B3>�BP�B/>�BhP �B�.(�B�@�B
H�Be`�B2
h�B���BV
��B�	��B�
��B
��B�
ȾB
�B�.�B��B���BB> �B/
(�B9
@�BS
H�B`
`�B}
h�B�
��B�
��B�
��B�.��B���B_�ȿB�P�B^>�By>�B�>�B�> �B�.(�B�@�B�H�B�.`�B�h�B/��B���BH/��B�>��B�P��B�.�B��B
U�B
U�B0��B0� �B��(�B��@�B�UH�B�U`�BVh�BV��BV��BV��B���B���B�.�B��B�>�B@Q�B�>�B�Q �B�.(�B�@�B�>H�B�Q`�B?h�B�Q��B!?��BR��B;?��B@R��B�.��B���BW?��BhR�Bh?�B�R �Bz?(�B�?@�B�?H�B�?`�B�.h�B���B�?��B�R��B�?��B�?��B@��B�R��B)@��B�R�B<@�BK@ �Bi@(�B S@�Bx@H�B�@`�B�.h�B���B���BHS��B���B�S��B���B�S��B��B�S�B?�BT �Bq(�B@T@�B�.H�B�`�Bh�Bp�B��B��B*��B�@��BD��B���Ba��Bx�B��B �B�(�BAP�BHX�B8A��B���B���B���B���B �B��BS��Bp�B��B�@�B�H�B�p�B�x�B���B��B���B`�B��B�
��B8W��B��B�B0�BI�B��B0�Bb8�B`W`�B�h�B�W��B���B���B���B���B ��BP �B�(�B�0�B��BP�B�X�B�`�B�B��B  ��BH ��B��B��B���B���B@�B��B���B
��B��B�B�Bp  �B@�B@�B3H�BOP�B�Bp�ByMx�B���Bk��Bz��B@�B��B���B���B��B�B��B��B`�B0�B8�B&`�B@h�BY��B� ��B� ��B� ��B!��Br��B� �B�(�B�P�B@!X�Bx!��B���B���B��B��B%��B<�B��B�@�B�H�B
	p�B	x�B3	��BH��Bx��B���B��B��B(0�BO	8�Bm	`�B�	h�B���B���B��B�!��B�!��B"��B(" �BP"(�B0�B��BP�Bp"X�B�"`�B@�B��B�	��B�	��B���B���B�	��B�	�B5�BC@�BQH�Bap�B�"x�B�"��B#��B8#��B`#��B�#�B�#�B�#0�B�#8�B $`�Bqh�B���B���B���BP$��Bx$��B�$��B�$ �B�(�B�0�B��BP�B�X�B��B+��BB��BY��Bp��B���B��B�T�B� �B��B@�B�WH�BXP�B�Bp�B�x�B���B �B��B�T��B@X��B��B��B�T��B�1��B �B�B��B��B��B0�B�8�B�@�B��B`�B�h�B�p�B��B��BXq��B�%��B��B��B�T��B�T��B@�B��B��B�%�B��B �B2(�B!20�B��BP�B�TX�BhX`�B`�B��B�T��B�T��B �B��BJ��Bm4��BU��B�4�Bp�B�4 �B�(�B�4@�B�H�B�4`�B�4h�B�4��B�.��B���B�7��B�7��B8��B8��B*8��B98�BN8�B]8 �B�.(�B�@�B�8H�B�8`�B�8h�B�8��B�8��B�8��B�.��B���B����B6��Brv��BA�BQ�B�& �Bl(�B�&@�B0'H�B�X`�Bp'h�B�X��BU��B0U��B�8��BFU��B�.��B���B���B�J�B��B�J �B�(�B0K@�B�H�B�K`�B�h�B0L��B���BXL��B�.��B���B��B*��BC��B�)�BT�B* �Bi(�B8*@�B}H�B�L`�B�.h�B���B���B9��B���B"9��B���B,9��B���B��B�.�B� �B`U(�B�X@�BtUH�BY`�BN9h�BxM��Bj9��B�M��B�U��BHY��B�.��B���B�U��B�Y�B�.�B� �B�U(�B�Y@�B�UH�B�U`�B�Uh�BN��B�U��B�Y��B
V��BV��B�9��B(N��B�.��B��B;V�BSV �BkV(�BZ@�BXZH�B�Z`�B�Zh�B�Z��B�.��B���B�V��B.;��B�V��B<;��B�V��BK;�B^;�Bl; �Bz;(�B�;@�B�;H�B�;`�B�Vh�B�V��B�V��B�V��B�.��B���B���B��B��B0�BG�B_ �Bw(�B�@�B�.H�B�`�B�h�B���B�V��B�V��B�V��B�V��BG���BG���BI���BI��B�.�B� �B�V(�BW@�BWH�BW`�BWh�BW��BW��BW��B!W��B!W��B&W��B&W��Ba��Ba�B.W�B.W �B�.(�B�@�B�H�B�`�B�h�B���B���B���B�.��B���B[���B��B%��B3�BO�B�, �Bc(�B�,@�B�.H�B�`�Bwh�BX-��B���B���B�.��B���Bg)��B���B���B�O�B��B� �B�.(�B�@�Bg)H�B�`�B�h�B���B���B���Be��B
��BE��B��B�.��B��BL�Bd �B�.(�B�@�BV
H�B�	`�B�
h�B
��B2
��B���B#<��B.<��B�.��B���BE��B��B��B� �B�.(�B�@�BHH�Bp.`�BVh�B�.��BJ���Bf��B�.��B���B�-��B.��B�.��B��B�=�BH. �B+C(�B�@�B>>H�B�`�B�.h�B���B���B���B��B��B�.��B���B
��Be�B2
�B� �BV
(�B�	@�B�
H�B
`�B�
h�B
��B�.��B���B
��Be��B2
��B���BV
��B�	�B�
�B
 �B�
(�B
@�B�.H�B�`�B��h�BB>��B/
��B9
��BS
��B`
��B}
��B�
��B�
��B�
�B�.�B� �B�(�B�.@�B�H�B/`�B�h�BH/��B�.��B���B
U��B
U��B0���B0���B����B���B�U�B�U �BV(�BV@�BVH�BV`�B�h�B���B�.��B���B���BHS��B���B�S��B���B�S�B�B�S �B?(�BT@�BqH�B@T`�B�.h�B���B��B��B@C��B*��B�@��BD��B��B!0�B80 �B@C@�BO0H�B`0P�B�Cp�Bq0x�B�0��BC��B�0��B�@��B�C��Ba��Bx��B�C�B��BA0�BH8�B8A`�B�h�B���B���B���BC��BS��Bp��B���B� �B`A(�B�A0�B�CP�B�0X�B�0��B���B���B���B���B��B�A��B�C�B�
�B�A �BC@�B0H�BIP�BCp�Bbx�B��B�C��B���B���BC��B���B��B��B�0�B 8�BP`�B�h�B�p�B�C��B  ��BH ��B@C��B�0��B�0��B�C��B�0��BB�B`C �B1(�B1P�B�X�B�`�B�C��B���B
��B`C��B'[��BC��B�C��BB[��BF1��B`C�ByM�B�@�BkH�BzP�B�
Cp�B�x�B���B�C��B���B���B�C��B�2��B�2��B��B�B�B&0�B@8�BY`�B� h�B� ��B� ��B!��Br��B���B���B��B C �B@!(�Bx!P�B�X�B���B��B��B%��B<��Ba1��B{1�B8C�B`C �B�C@�B�1H�B�1p�B�1x�B�1��B���B��B��B
	�B	�B3	0�BH8�Bx`�B�h�B���B���B(��BO	�Bm	�B�	��B� �B�(�BP�B�!X�B�!��B"��B("��BP"��B��BC�B�	�B�	�B��B�@�B�	H�B�	p�B5x�BC��BQ��Ba�B�"�B�"�B#�B8#0�B`#8�B�#`�B�#h�B�#��B�#��B $��Bq�B��B���B� �BP$(�Bx$P�B�$X�B�$��B���B���B�C��B���B�B+�BB�BY�Bp@�B�H�B�p�B�2x�B G��B�B��B3��B)3�BE3�BY3�Bu3�B�30�B�8�B�@�B�C`�B][h�B`]p�B�C��B�1��B�C��B C��B��B��B�C�B�T��B@X�B C �Bv[(�B�]0�B�CP�B�TX�B�1`�B`C��B���B���B�C��B���B���BC�B��B��B C�BXq�B�% �B C@�B�TH�B�TP�B�Cp�B2x�B!2��BC��B�T��BhX��B@	C�B�T�B�T�B�	C�B0@�B�3 �BC@(�B�3@�Bp@H�B�3`�B�.h�B���B�3��B�G��B�3��B�3��B�3�B�G�B�.�B�C�7C�7 C8(C8@C*8HC98`CN8hC]8�C�.�C��C�8�C�8�C�8�C�8�C�8�C�8C�.C� C��(C6@CrvHCA`CQhC�&�Cl�C�&�C�[�C�[�C�[�C�[�C\�C \C�.C� C�(C�J@C�HC�J`C�hC0K�C��C�K�C��C0L�C��CXL�C�.�C�CC* CC(C�)@CTHC*`CihC8*�C}�C�L�C�.�C��C��C9�C��C"9C�C,9 C�(C�@C�.HC�`C`UhC>\�CtU�CY�CN9�CxM�Cj9�C�M�C�U�CHYC�.C� C�U(C�]@CS\HC�]`C�.hC��C�U�C�Y�C�U�C�U�C�U�C�Y�C
V�CVC�.C� C_\(Ch\@Cr\HC{\`C�\hC�\�C�\�C�\�C�.�C��C�:�C�:�CkV�CZCXZC�Z C�Z(C�Z@C�\HC8^`C�.hC��C�\�C.;�C�\�C<;�C�\�CK;�C^;�Cl;Cz;C�; C�;(C�;@C�VHC�V`C�VhC�V�C�.�C��C��C�C�C0�CG�C_	Cw	C� 	C�.(	C�@	C�VH	C�V`	C�Vh	C�V�	CG��	CG��	CI��	CI��	C�.�	C��	C�V�	CW
CW
CW 
CW(
CW@
CWH
CW`
C!Wh
C!W�
C&W�
C&W�
Ca�
Ca�
C.W�
C.W�
C�.�
C�C[�C C%(C3@CVHC�\`C�.hC��C�N�C�N�C�N�CO�C]�Ch^�C']�C�^C�.C� C�;(CPO@C�;HCxO`C�.hC��Cw�CX-�C��C��C�.�C��Cg)�C�
C�
C�O 
C�(
C�@
C�;H
C�;`
C�.h
C��
Cg)�
C��
C��
C��
C��
C��
Ce�
C
CEC C�;(C�;@C�.HC�`C4]hC<�C�.�C��CV
�C�	�C�
�C
�C2
�C�C�
C
 C#<(C.<@C�.HC�`CEhC��C��C��C�.�C��CH�Cp.�CV�C�.CK]C�^ CJ�(Cf@C�.HC�`C�<hC�O�C�<�C�<�C�.�C��C�<�C�<�C=�C=C=C+= C�.(C�@C�-HC.`C�.hC��C�=�CH.�C+C�C��C>>�C��C�.�C�C�=C�= C�=(C�=@C�=HC�=`C�.hC��C�=�C�=�C�=�C>�C>�C!>�C�.�C�C
Ce C2
(C�@CV
HC�	`C�
hC
�C�
�C
�C3>�CP�C/>�ChP�C�.�C�C
Ce C2
(C�@CV
HC�	`C�
hC
�C�
�C
�C�.�C��C���CB>�C/
�C9
CS
C`
 C}
(C�
@C�
HC�
`C�.hC��C_��C�P�C^>�Cy>�C�>�C�>�C�.�C�C�C�. C�(C/@C�HCH/`C�>hC�P�C�.�C��C
U�C
U�C0��C0��C���C��C�UC�U CV(CV@CVHCV`C�hC��C�.�C��C�>�C@Q�C�>�C�Q�C�.�C�C�>C�Q C?(C�Q@C!?HCR`C;?hC@R�C�.�C��CW?�ChR�Ch?�C�R�Cz?�C�?C�?C�? C�.(C�@C�?HC�R`C�?hC�?�C@�C�R�C)@�C�R�C<@�CK@�Ci@�C SCx@C�@ C�.(C�@C�HCHS`C�hC�S�C��C�S�C�C�S�C?�CT�Cq�C@TC�.C� C(CPf0C�CCPC*XC�@�CD�C��C!0�C80�C�BC�CO0�C`0�C BCCq0C�0 C�AC@C'_HC�fPCACpCaxCx�C@C�C��CA�CH�C8AC;_C�f0C�8C�@C�?C`CShCp�C��C��C`A�C�A�C?C�C��C� C�(C�PCXC�A`C@>C�CD_�C�A�C�=C�C0�CI�C�<C�Cb�CpgC��C� C <C@C�HC�pC�xC��C�;C�C  �CH �C�0�C�0�C@;C C__ C�g C�:C0 C18 C1` C�h C�p C :C� C)1� C(h� C�8C� C61� C�h� C�8C� C� CC!C�7C !CyM(!C�P!CkX!Cz`!C 7C�!C��!C��!C�6C�!C��!C��!C 6C�!C�!C&"C@"CY@"C� H"C� p"C� x"C!�"C��"C��"C�5C�"C��"C�#C#C0#C%8#C<`#Ca1h#C{1�#C8C�#C`C�#C`5C�#C�1�#C�1�#C�1�#C�1 $C�($C�P$C�X$C
	�$C	�$C3	�$CH�$Cx�$C��$C�%C�%C(@%CO	H%Cm	p%C�	x%C��%C��%C�%C�!�%C�!&C"&C("0&C�h8&C i@&C5C`&C�	h&C�	�&C��&C��&C�	�&C�	�&C��&C�'C`4C 'C�('CP'C+X'CB�'CY�'Cp�'C��'C��'C��'C��'C�3C(Ct_(C@i (C3C@(C�1H(C�CP(C�2Cp(C�ix(CX%�(C@2C�(C�T�(C�1�(C�1C�(C��(C��(C�0C)C�)C�)C 0C0)C�8)C�@)C@/C`)CXqh)C�%p)C@.C�)C�_�)C�T�)C�-C�)C2�)C!2�)C -C�)C�i�)C�i*C�,C *C�T(*C�_0*C`+CP*C�_X*C�_`*C�*C�*C�_�*C�_�*C�_�*C�_�*C�_�*C`�*C`�*C/`+C?`+CP` +Ca`(+Cs`@+C�.H+C�`+C�Vh+CW�+CW�+CW�+CW�+CW�+CW�+CW�+C!W�+C!W,C&W,C&W ,Ca(,Ca@,C.WH,C.W`,C�.h,C��,C�V�,C�`�,C�V�,C�`�,CG��,C�`�,CI��,C�`-C�.-C� -C�7(-C�7@-C8H-C8`-C*8h-C98�-CN8�-C]8�-C�.�-C��-C���-C�8�-C���-C�8.C(<.C�8 .C�.(.C�@.C��H.C6`.Crvh.CA�.CQ�.C�&�.Cl�.C�&�.C�`�.C�`�.C�`�.C�`/Ca/C9 /C�.(/C�@/C�H/C�J`/C�h/C�J�/C��/C0K�/C��/C�K�/C��/C0L�/C��/CXL0C�.0C� 0C(0C*@0CCH0C�)`0CTh0C*�0Ci�0C8*�0Cu6�0C�L�0C�.�0C��0C��0C91C�1C"9 1C�(1C,9@1C�H1C�`1C�.h1C��1C'a�1C0a�1CDa�1C�i�1CN9�1CxM�1Cj9�1C�M2CSa2C0j 2C�.(2C�@2C]aH2C�j`2CS\h2C�j�2C�.�2C��2C_\�2Cla�2C�\�2Cua�2C�.�2C�3C�:3C�: 3C�a(3Ck@3C�aH3CHk`3C�ah3Cxk�3C�a�3C�k�3C�.�3C��3C���3C.;�3C���3C<;4C�\4CK; 4C�V(4C�a@4C�.H4C�`4C�h4C�4C�4C0�4CG�4C_�4Cw�4C��4C�.�4C�5C[�5C�a 5C�A(5C�k@5C�.H5C�`5Cbh5Cl�5C"b�5C(l�5C�.�5C��5C�;�5CPO�5C�;�5CxO6C�.6C� 6Cw(6CX-@6C�H6C�`6C8bh6CHl�6CQb�6Cpl�6C�.�6C��6Cg)�6C��6C��6C�O7C�.7C� 7Cg)(7C�@7C�H7C�`7Ceh7C
�7C�.�7C��7CV
�7C�	�7C�
�7C
�7C2
�7C�8C�
8C
 8C#<(8C.<@8CjbH8Cxb`8C2�h8C�b�8C�.�8C��8C�b�8C�b�8C�b�8C�b�8C�b�8C�b9C�b9Cc 9Cc(9C(c@9C<cH9CHc`9C\ch9Chc�9C|c�9C�c�9C�c�9C�c�9C�c�9C�c�9C�c�9C�c:Cd:C$d :CH(:Cp.@:CVH:C�.`:CJ�h:Cf�:C�.�:C��:C���:C�l�:C���:C�l�:C:d�:C�l;C�/;CAd ;C�.(;C�@;C�<H;C�<`;C=h;C=�;C�.�;C��;C�=�;CH.�;C+C�;C��;C>>�;C�<C�.<C� <CUd(<Cgd@<C~dH<C�d`<C�dh<C�d�<C�d�<C�d�<C�.�<C��<CXq�<C�d�<C2
�<C	e=CV
=Ce =C�
(=C,e@=C�
H=C;e`=C�.h=C��=C2��=CMe�=C2
�=C��=CV
�=C�	�=C�
�=C
>C�
>C
 >C�.(>C�@>C2�H>C^e`>C2
h>Cve�>CV
�>C�e�>C�
�>C�e�>C�
�>C�e�>C�.�>C�?C_�?C�P ?C^>(?Cy>@?C�>H?C�>`?C�.h?C��?C��?Cm�?C�K�?C0m�?C�e�?CXm�?C�.�?C�@C
U@C
U @C0�(@C0�@@C��H@C��`@C�Uh@C�U�@CV�@CV�@CV�@CV�@C��@C��@C�.�@C�AC0@AC�3 AC�e(AC�3@AC�eHAC�e`AC�.hAC��AC�>�AC�Q�AC?�AC�Q�AC!?�ACR�AC;?�AC@RBC�.BC� BCz?(BC�?@BC�?HBC�?`BC�.hBC��BC�?�BC�R�BC�?�BC�?�BC@�BC�R�BC)@�BC�RCC<@CCK@ CCi@(CC S@CCx@HCC�@`CC�.hCC��CCn��CC�e�CC}��CCf�CC�Q�CC5f�CC�T�CC��CC dCDC��DC�C DC�cC@DCЂHDC�CPDC`cCpDC�xDC��DC�bC�DC��DCX%�DC�aC�DC�T�DC�1�DC`aCEC�EC�EC `C0EC�m8EC�@EC`_C`EC�hEC�pEC�^C�EC0��EC�%�EC`]C�ECn�EC��EC�\C�ECX��ECx�FC�[C FC��(FC��0FC�[CPFC؃XFC��`FC�[C�FC��FC8��FC�[C�FC�C�FCD�FC`ZC�FC0D�FCXD�FC@YCGC�DGC�D GC WC@GC�DHGCEPGC WCpGC@ExGCpE�GCUC�GC�E�GC�E�GCUC�GCX��GC���GC�QCHCnHC0nHC�QC0HCLn8HCcn@HC�PC`HCznhHC�npHC�OC�HC2�HC!2�HC`NC�HCQ2�HCj2�HC�LC�HC�2�HC�2IC�LC IC�F(ICG0IC�JCPIC�2XIC�2`IC@JC�IC�n�IC�n�IC�LC�IC�n�IC�n�IC�IC�IC�n�ICoJC#oJC.o JC�.(JC�@JC2
HJC�`JCV
hJC�	�JC�
�JC
�JC�
�JC
�JC�.�JC��JC2
�JC�KCV
KC�	 KC�
(KC
@KC�
HKC
`KC�.hKC��KCA��KC@o�KCH��KCQo�KCO��KCbo�KCV��KCsoLC�oLC�o LC�o(LC�o@LC�oHLC�o`LC�ohLC�o�LC�o�LC�o�LC"4�LC0H�LC74�LCXH�LCI4�LC[4MC�\MCp MCp(MC&p@MCA�HMC@o`MCH�hMCQo�MCO��MCbo�MCV��MCso�MC�o�MC�o�MC�o�MC�oNC�oNC�o NC�o(NC�o@NC�oHNC�o`NC=phNC�H�NCSp�NCI�NChp�NCHI�NC�p�NC�7�NC�p�NC8OC�pOC98 OC�p(OC]8@OC��HOC�I`OC�.hOC��OC�p�OC�p�OC�p�OC�p�OCq�OCq�OC,q�OC8qPC7~PCDq PCOq(PC^q@PC؄HPC��`PCmqhPC�q�PC�.�PC��PC�p�PC�p�PC�p�PC�p�PCq�PCqQC,qQC8q QC7~(QCDq@QCOqHQC^q`QC�qhQC�q�QC�q�QC�q�QC�.�QC��QCr�QC��QC.r�QC@�RCJrRCh� RCgr(RC��@RC�rHRC��`RC�rhRC��RC�r�RC��RC�r�RC0��RC�r�RCX��RCs�RC��SC*sSC�� SCFs(SCІ@SCcsHSC��`SC~shSC ��SC�s�SCH��SC�s�SCp��SC�s�SC���SC�s�SC��TCtTC� TC&t(TC�@TCBtHTC8�`TC_thTC`��TCzt�TC���TC�t�TC���TC�t�TC؈�TC�t�TC��UC�tUC� UC@�(UCh�@UC��HUC��`UC�hUC��UC�t�UC@��UCh��UC���UC���UC��UC��UC8�VCuVCh� VC��(VC��@VC�HVC�`VC@�hVC`��VC0u�VC���VC���VC��VC��VC8��VCh��VC��WC�.WC� WCKu(WC��@WC�HWC�`WC8�hWC`��WC���WC���WCfu�WC��WC��WC0��WC`��WC��XC��XC؏ XC�u(XC�@XC0�HXCX�`XC��hXC���XC��XC��XC�u�XC0��XCX��XC���XC���XCؑYC�YC(� YC�.(YC�@YCrHYC47`YCrrhYCY7�YC�r�YC~7�YCs�YC�7�YCns�YC�6�YC�s�YC�6ZCtZC�6 ZCjt(ZC7@ZC�.HZC�`ZCrhZC47�ZCrr�ZCY7�ZC�r�ZC~7�ZCs�ZC�7�ZCns�ZC�6[C�s[C�6 [Ct([C�6@[CjtH[C7`[C�.h[C��[C�u�[C�u�[C�u�[C�u�[C�u�[Cv�[Cv�[C+v\C>v\CX� \C�4(\C�4@\C�.H\C�`\CNvh\C���\CXv�\C���\C ��\C@&�\CH��\C�I�\Cbv�\C,]Cp�]C�� ]C��(]C�@]C�.H]C�`]C7~h]C6�]Clv�]CA�]C��]C�&�]C8��]C�&�]C`��]CpJ^C��^C�' ^CU(^C�8@^C|vH^C9`^C�.h^C��^C�v�^C���^C�v�^C��^C�v�^Ch��^C�v�^Cȕ_C�v_C(� _C�v(_Ch�@_C�.H_C�`_Ct5h_C*�_CP��_C�)�_C74�_C*�_Ci�_C8*�_Cu6�_C�L`C�.`C� `C�v(`C�v@`C�vH`Cw``C)wh`C?w�`CUw�`Clw�`C�w�`C�w�`C�w�`C�w�`C�w�`C�waCxaC!x aC7x(aCMx@aCcxHaCzx`aC�xhaC�L�aCȖ�aC��aC�x�aC�M�aC�.�aC��aC��aC�+bC@�bC�M bC�x(bC�9@bC�xHbC�9`bC�.hbC��bC�x�bCN�bC�x�bC�9�bCy�bC�9�bC4y�bC(NcCIycC: cCdy(cCD:@cC�.HcC�`cCb:hcCp��cC�:�cC���cC�.�cC��cC�:�cC�:�cC�:�cC;dC�.dC� dC�V(dC.;@dC�VHdC<;`dC�VhdCK;�dC^;�dCl;�dCz;�dC�;�dC�;�dC�;�dC�.�dC�eCyeC�yeC��C0eC�y8eC�y`eC�yheC�ypeC��C�eC�y�eC���eC�C�eCq0�eC�0�eC`�C�eCz�eC�� fCa(fCx0fC`�CPfC�XfCA�fCH�fC8A�fCz�fC-z�fC�C�fC��fC��fC��CgCSgCp@gC�HgC�pgCIzxgC@��gC@�C�gC�0�gC�0�gC��gC�hC�hC�hC�C0hCp�8hC�@hC@�C`hC��hhC�
�hCaz�hCqz�hC`C�hC�z�hC�z�hC�~C�hC��hC� iC�(iC�0iC~CPiC�0XiCB`iC�}C�iC��iC��iC }C�iC�z�iC
�iC�|C�iC�z�iC�z�iC�{CjC�zjC�z jC�{C@jCHjCȘPjC�zCpjC�zxjCF1�jC�zC�jCyM�jC��jCk�jCz�jC�yCkC�kC�kC yC0kC�z8kC�@kC�xC`kC{hkC#{pkC xC�kC�kC&�kC@�kCY�kC� �kC�  lC� (lC!PlCrXlC4{�lC��lCN{�lC�wC�lC@!�lCx!�lC��lC�mCmC@mC%HmC<pmCa1xmC{1�mCi{�mC`C�mCwC�mC�1�mC�1nC�1nC�10nC�8nC�`nC�hnC
	�nC	�nC3	�nCH�nCx�nC��nC� oC�(oC(PoCO	XoCm	�oC�	�oC��oC��oC�oC�!�oC�!pC"pC("@pC�{HpCPpC�vCppC�	xpC�	�pC��pC��pC�	�pC�	qC5qCC0qCQ8qCa`qC#hqC��qC ��qCH��qCx��qC���qCq�qCЙ rC�{(rC�{PrC�XrC(��rC��rC��rC�uC�rC�{�rC�{�rC|�rC|sC%|sC5|@sCJ|HsCZ|psC�2xsCo|�sC@uC�sC~|�sC�|�sC�tC�sC�|�sC�|tC�|tC�|tC`tC0tC}8tC(}`tCX�htCx��tC���tC���tC�.�tC��tC�.�tC��tC�.�tC[}uCD}uCS} uC�.(uC�@uC�2HuCb}`uC�huC��uC~}�uC��uC�.�uC��uC�}�uC�}�uC�}�uC�}vC�}vC�} vC�}(vC�}@vC�}HvC~`vC�.hvC��vC[��vC�vC�V�vC~�vC�A�vC���vC�.�vC�wC/~wCț wCB~(wC�@wC3~HwCP�`wCF~hwC���wC�.�wC��wC�;�wCМ�wC�;�wC���wCT~�wC �xC�.xC� xC�3(xCH�@xC�3HxC��`xC�3hxC��xC�.�xC��xCw�xCd~�xC��xC ��xCy~�xC�~yC�.yC� yCg)(yC�@yC�HyCP�`yC�hyC��yC�z�yC�~�yC�.�yC��yCg)�yC��yC��yC�zC�zC� zCe(zC�~@zCEHzC�~`zC�zhzC�~�zC�.�zC��zC4]�zC�zC�.�zC��zCV
�zC�	{C�
{C�� {C2
({C�@{C�
H{C
`{C#<h{C.<�{C�{C*�{C�.�{C��{C=�{CJ�{Cc�{Cp|C�|C� |C�(|C�@|C�H|C�`|C�h|C��|C!��|C.��|CG��|CT��|C�.�|C��|C��|C�}C�.}C� }CH(}Cp.@}CVH}C�`}CJ�h}C��}C�.�}C��}C�<�}CP��}C�<�}Cp��}C�.�}C�~C�=~CH. ~C+C(~C�@~C>>H~C�`~C�.h~C��~Cm��~C���~Cu��~C���~C}��~CП�~C���~C�C��C� C��(C@�@C�.HC�`Cm�hC���Cu��C���Cڀ�C��C���Ch��C���C���C���C�� �C�.(�C�@�C�H�C�`�C
h�C���C���C���C���C(���C�.ȀC��CB��CH��CJ��C�� �C�.(�C�@�CZ�H�C��`�C�.h�C���C���Cm��C���C���C�>ȁCX��C�.�C��Cr��C�� �C}�(�C�@�C�.H�C�`�C
Uh�C
U��C0���C0���C����C����C�UȂC�U�CV�CV�CV�CV �C�(�C�@�C�.H�C�`�C��h�C�Q��C����C ���C����CR��C��ȃCX��C�.�C��CÁ�CЁ �C�(�C��@�C��H�C��`�C�h�C���C�.��C���C�?��C ���C�?ȄCH��C@�Ch��C��C�� �C)@(�C�@�C<@H�C�`�Ci@h�C(���C*���CX���C�.��C���C=�ȅC���CG��Cȥ�CQ��C� �C[�(�C�@�Ce�H�C@�`�Ct�h�Cp���C����C����C����CЦ��C�.ȆC��CT��Cȵ�Cm��C� �C �C@�C��H�C`�P�C`�Cp�C��x�Cx���C����C��ЇC	؇C���CO	�C8�0�C��8�C0�`�C��h�C(���C���C���C�ȈC���CȻ��C� �C�(�C(�P�CקX�C���C���C���C�{��Ch���C`�C�C��C���C�!�Cо@�C�H�CP�C�Cp�C��x�Cȿ��C� ��CH�ЊC� ؊C���C��C ��C�C0�C�8�C��@�C�C`�C*�h�C��p�C�C��C=���C���C�C��CQ�ȋCЋC�C�Cg���C��C�C �C}�(�C0�C��CP�C~|X�CP�`�C�C��C����C����C��C��C����C ���C �C�CX��C���C �C�C���C�� �C�C@�CɨH�C��P�C��Cp�CSx�C����C���C8�ЍC�؍Ch��C��C��0�C�8�C@�C`�C`�C�h�C(���C���C����C
1ȎCA�ЎC`�C�C���C��C�C �CW�(�CH�P�Cm�X�Cp�`�C�C��C����C����C����C���C���CX��Cũ�C��@�C�H�C�P�C��Cp�C�x�CH���C���Cp���C��CАC��ؐC���C��C�CH��C���C��C0�Cq08�Cp�@�C�C`�C�h�C��p�C��C��C�
��C����C �C��C#�ȑC2��CB��CQ��Ca��Cp� �C��(�C��@�C�QH�C��`�C�h�C����C���CӪ��Cش��C���CRȒC���C�Q�C���C���C� �C�(�Ch�@�C�H�C��`�C�h�C����C*���C ���C:���CP���CV�ȓC���Cl��CH��C���C�� �C�(�C(�@�C��H�Cp�`�C��h�C����Cի��C���C���Ch���C�ȔC���C��C���C�C� �C6>(�C@�@�C�QH�C�`�C�h�C��C���C.���C4���C��CB�ȕC�CJ��C�CT��Cp� �Cj�(�C��@�C��H�C�`�C��h�C0���C����Ch���C����C����C��ȖC���Cެ�C��C��C@� �C��(�C�@�C�H�C��`�C4�h�C����CH���C����C]���C���Cq�ȗC8��C}��C���C���C�� �C��(�C�@�C��H�C��`�C�.h�Cԭ��C���C���C�K��C���C�ȘC(��C`��C���C��C�� �C�(�C�@�C.�H�CH�`�C:�h�Cx���CJ���C����CT���Ci���C~�șC���C���C���CV��C�� �Cծ(�C0�@�C�H�CX�`�C��h�C����C���C��C
���C����Cv�ȚC��C�Q�C��Cծ�C`� �C/�(�C��@�CA�H�C��`�CS�h�C���C_���C`���Ck���C����Cy�țC��C���C@��C���Cp� �C��(�C��@�C��H�Cɯ`�C�h�C���C���C����C���C!���C=�ȜCX��CB��C���CG��C�� �C=�(�C��@�CB�H�C�`�CG�h�CH���CT���Cx���Cm���C����C �C�C@!�C��C�1�C(�@�C��H�Cp�C��x�C��C	��CP�ОCO	؞C���C���C0�C��8�C��`�C�	h�Cx���C���C����C�ȟC(��CȻ��C �Cp�(�CP�C�X�C����Ch���C����C���C��C�{�C��C��C�C��C8�@�C�!H�Cx�p�C�x�C��C`�C��C@���Cx���C�CСCL�ءC��C�C�Cq0�Cp��C`�C0�C��8�C��@�C�C`�Cg�h�CP���Cz���C8���C�C��C� ȢC@��C� ��C�� �C8C(�C��0�C��CP�C��X�C`�C`�C��C����C����CH���Cp��C��C���C`�C�CH��Cp� �C@�C@�C��H�C��P�C �Cp�CQ�x�C��C �C��Cg���C���C �CФC��ؤC�C@�C�C��C �0�C~|8�CP�@�C�C`�C��h�CX�p�C��C��C����C ���C�C��CX�ȥC��ХC�C�C����C���C��C �C�:(�C��0�C �CP�C�X�C`�C��C��C���C��C���C�C��C���C �C�CW��CH�@�CưH�CP�C��Cp�C��x�C��C����CЧCB�اC�C`�C�C��C8��C��C0�C�8�Cp�@�C��C`�C��h�C��p�C��C��C���C����C��C��C*�ȨC��ШC��C�C=���C��C��C �C��(�C��P�CݰX�C����C�Q��C���C:���CP���CV�ȩC���Cl��CH��C���C�� �C�(�C(�@�C��H�Cp�`�C��h�C����Cի��C���C���Ch���C�ȪC���C���C��C��C�� �C4�(�C��@�C��H�C��`�C�h�C���C+���C>���CX���Ci���C*�ȫC���C���C�C���C�� �Cױ(�C�@�C�H�C�`�C-�h�C��C?���C��CQ���C��C^�ȬC�Ck��C�Cx��C �C��(�C��@�C��H�C`�C��h�C��C���C��C���C.���C4�ȭC�CB��C�CJ��C �C̲(�C@�C�H�C`�C�h�C��C�K��C��CT���C��Cj�ȮC�C���C�C���C �C��(�C@�C��H�C`�C��h�C��Cެ��C��Cq���C��C}�ȯC�C���C��C���C� �C��(�C��@�C�H�C`�C�h�C��C���C��C0���C��C=�ȰC�CM��C�CZ��C �C`�(�C@�C�H�C`�C�h�C��C.���C��C:���C��CJ�ȱC�CT��C�C~��C �C��(�C@�CV�H�C`�Cծh�C��C���C��C����C��C�ȲC�C
��C�Cc��C �Cr�(�C@�C��H�C`�Cծh�C����C/���C(���CA���CP���CS�ȳCx��C_��C���Ck��C�� �Cy�(�Cҳ@�C��H�C�`�C��h�C����C	���C8���C���C����C2�ȴC���CH��C@��CY��Cx� �C_�(�C��@�Ce�H�C��`�Ck�h�C ���Cq���CX���Cx���C����C�ȵC���C���C���C���C�� �CC@(�C��@�C0@H�C�3`�C��h�C���C���Ch���C���C����C�ȶC���Cô�C���Cմ�C � �C�(�CP�@�C�H�C��`�C�h�Cx���C���C����C ���C����C.�ȷC���C
��C ��C?��C@� �CM�(�C��@�C^�H�Cj�`�C��h�Cp���C����C����C����Cɯ��C�ȸC�C��C�C��C �C=�(�C@�CB�H�C`�CG�h�C��C��C��C@�C��Cg���C�@�CD�C��CL��C� �C`�C@�Cq0H�C�0P�C��Cp�C��x�C���C@�C��Ca��Cx��C@�CкC�غCA�CH�C8A�C��C0�C�8�C�@�C`�C`�CSh�Cp��C���C���C~|ȻC�лC��C�C`A��C�A�C`�C �C�(�C�P�C�X�C���C��C�A��C��C��C����C�A��C��C�C0�CI�C �C�Cb�C@�C��H�C�P�C��Cp�C�x�C���C �C��C���C���C��CнC  ؽCH �C�0�C�0�C@�C0�C�08�CB@�C��C`�C1h�C1��C%���C���C�C��C@�ȾCH�оC �C�C[���Cx��C��C �C�(�C�0�C`�CP�C�X�Cq�`�C�C��C)1��C����C��C��C61��C����C��C�C���C��C��C�C���C� �C��C@�C�H�C�P�C��Cp�CyMx�C���C�_��C���C��C�C�C&�C@�CY0�C� 8�C� `�C� h�C!��Cr��C���C��CP��C`�C�C���C� �C(�CP�C%X�C<��Ca1��C{1��C8C��C`C��C�C��C�1��C�1�C�1�C�@�C�H�C%�P�C��Cp�C�x�C���C���C
	��C	��C3	�CH�Cx0�C�8�C�`�C�h�C(��CO	��Cm	��C�	��C���C���C �C�!(�C�!P�CB�X�C����CP"��C��C@�C��C�	��C�	��C���C��C�	�C�	@�C�H�C�P�C��Cp�C�x�C��C+��CB��CY��Cp�C��C�0�C�8�C]�`�Co�h�C����C���C��C��C0��CG��C_�Cw�C� �C�.(�C�@�C[�H�C`�C�Ah�C���C�.��C���C���C��C����C0��C�.��C��C���C` �C��(�C�@�C�.H�C�`�C�;h�CPO��C�;��CxO��C�.��C���C�_��C����C�_��C��C�_�C� �C`(�C�@�C?`H�C��`�Ca`h�C
���C�.��C���C���C���C/���CA���CN���C���C`��C� �Cx�(�C��@�C��H�C��`�C�h�C���C�.��C���C����C
���C8��CX��C!���Cx�C>��C� �C�(�C�@�CS�H�C(`�C�.h�C���CV
��C�	��C�
��C
��C2
��C���C�
��C
�C#<�C.< �Cj�(�Cw�@�C2�H�C�b`�C�.h�C���C����C����C����C����C���C���C����C���C��C � �C9�(�CB�@�C[�H�Cd�`�C}�h�C����C����CP��C����Cp��C����C����C���C��C��C� �C�(�C�@�C�.H�C�`�CHh�Cp.��CV��C�.��CJ���Cf��C�.��C���Cj���C��C�.�C� �CP�(�CD6@�C��H�C��`�C74h�CO6��C���C���C/���C���CC���CZ���C�.��C��Cx��C�� �C��(�C��@�C�H�C��`�C��h�C���C�.��C���C���C���C���C��C	���C(�C��CX �C�.(�C�@�C�<H�C�<`�C=h�C=��C�.��C���C�=��CH.��C+C��C���C>>��C��C�.�C� �C,�(�C�@�C9�H�C�`�C�.h�C���CF���Cgd��CS���C�d��C_���C�d��Cl���C�d�C�.�C� �CA(�Cx�@�C2
H�C	e`�CV
h�Ce��C�
��C,e��C�
��C;e��C�.��C���C����C���C2
�C� �CV
(�C�	@�C�
H�C
`�C�
h�C
��C�.��C���C����C����C2
��C���CV
��C�	�C�
�C
 �C�
(�C
@�C�.H�C�`�C_�h�C�P��C^>��Cy>��C�>��C�>��C�.��C���C�.��C���C�.�C� �CD}(�C�@�C�.H�C�`�C�h�C�.��C����C���C
���C��C�.��C���C���C0�C�C/� �C�.(�C�@�C
UH�C
U`�C0�h�C0���C����C����C�U��C�U��CV��CV��CV��CV�C��C� �C�.(�C�@�CI�H�CU�`�C�h�Cf���Co���C����C�.��C���C�>��C�Q��C����CX�C!?�CR �C��(�C�@�C�.H�C�`�C�?h�C�R��C�?��C�?��C@��C�R��C)@��C�R��C<@��CK@�Ci@�C S �C�.(�C�@�Cn�H�C�`�C}�h�C���C�.��C���C���C ��C�C��C����CP��C@D�Cq0�C�C�D0�C�8�C@@�CD`�Ch�Cxp�CD��C,��C���C��C��C<��C���C`�C��CR��C�C��C �C�(�C��0�C�CP�C}�X�C`�C�C��Cɨ��C����C��C��CS��C����C���C8��C~|�C8 �C`�C@�C�H�Ch�p�C�x�C����CW���C���Cm���C��C@�C�Ci�C��C�C0�C�8�C��@�C�C`�Ch�C0p�C�C��C����C���C�C��C���C(���C��C��C���C��C@�C �C��(�CX0�C�CP�C��X�C �`�C�C��CX���C����C�C��C���C���C���C���C
1�CA� �C�C@�C�H�C�P�C@�Cp�C� x�C���C� ��C8��CT���C��Cm��C��C`�C0�C��8�Cp`�C��h�C���Cũ��C ��C���C���C�C��C�	��C` �C�(�C�0�C��CP�C�X�C(`�C@�C��C���CX��C���C���C�C��C���C ��C��C�C���C�� �C��C@�C`H�C��P�C �Cp�C�x�C���C��C��C��C���C��C��C���C��C�C"0�C	8�C�`�C��h�Cx��C���C���C���CH��CO	��C� �C�(�CPP�C�!X�C���C����CP��C�{��C ��C��C��C@!��Ch!�CȻ�C�!@�C��H�C�!p�C��x�C>��CS��C�!��C �C��Cd��C�"�C�C�"0�C��8�Cȿ`�C#h�CX#��C�#��C�#��C���C���C`�C��Cק��C$ �CQ�(�C�0�C`�CP�C�X�C@$`�C`�C��C���C�$��C`�C��C*���C�$��C`�C��C=���C8%��C`�C �C�(�C�%@�C�H�C&`�C�h�C�&��CL��C'��C���C�'��C��C (��C��Ch(�C�C�( �C (�C�(@�C/H�C0)`�C>h�Cx)��CH��C�)��CR��C�)��C\��C *��Cf��CX*�Cp�C�* �C{(�C�*@�C�H�C+`�C�h�C8+��C���Cx+��C���C�+��C���C�+��C���C ,�C��CX, �C�(�C�,@�C�H�C�,`�C�h�C-��C���C8-��C���Cp-��C
��C�-��C��C�-�C�C. �C*(�CP.@�C8H�C�.`�CFh�C�.��CR��C�.��C\��C /��Cg��CP/��Cr��C�/�C}�C�/ �C�(�C�/@�C�H�C0`�C�h�C@0��C���Cp0��C���C�0��C���C�0��C���C1�C��C01 �C�(�C`1@�C�H�C�1`�C	h�C�1��C	��C�1��C	��C2��C$	��C@2��C/	��C�/�C:	�Cp2 �CE	(�C2@�CR	H�C�2`�C]	h�C�2��Cl	��C3��Cx	��C03��C�	��C`3��C�	��C�3�C0@�C�	 �CC@(�C�	@�C�	H�C�3`�C�	h�C�3��C�	��C4��C�	��C@4��C
��Cx4��C	
��C�4�C
�C�4 �C
(�C 5@�C'
H�CX5`�Cծh�C�5��C/���C�5��CA���C�5��CS���C@6��C_���C�6�Ck��C�6 �Cy�(�C7@�C��H�Cp7`�C��h�C�7��CV���C����Cծ��C�7��C���C 8��C����CH8�C1
�C �C
�(�C�8@�CG�H�C�8`�C��h�CH9��C����C���C����Cb}��C��C�9�C��CA
�C��C\
 �Cw
(�C:@�C�
H�CX:`�C�
h�C�:��C�
��C;��C+���C`;��C:��C�;�CV��C@<�Cl��C�< �C�(�C�<@�C��H�C=`�C�
h�C�=��C�
��C�=��C��C#��C3�CD�C��C >�CY�C`> �Ca(�C�>@�CmH�Ct`�C�h�C���C���C���C���C���C��C��C��C�>�C=��C�> �CB�(�C?@�CG�H�C@?`�Ch�Cx?��C=���C����CB���C���CG��CH��C�.�C�Cq��C�? �C}�(�C��@�C�H�C��`�Ch�C���C6>��C@���C�Q��C���C�C@�C$�C@@�CT��Cp� �Cj�(�C��@�C��H�Cx@`�C��h�C0���C����Ch���C����C����C���C�@�Cެ�CA�C��C8A �C)(�CXA@�C3H�C�A`�CGh�C�A��CT��C�A��Cg��CB��Cs�C��C�T�C��C��C`B �C�.(�C�@�C�H�C�B`�C��h�C�B��C����C���C����C���C�K�C��C��CC�C#��C2� �CB�(�CQ�@�Ca�H�Cp�`�C��h�C����C�Q��C����C���C���C
�C
�C;
�CC
�Ca
�Ci
 �C�
(�C�
@�C�
H�C�C`�C�
h�C�
��C�
��C�C��C�
��C�C��C�
�C�C�C�
�CDDD D$(D0D@D0HDXD`D<hD�D�DH�D�D�DT�D�D�D`�D�D�Dl�D EDxDHE D�(DpE@D�HD�E`D�hD�E�D��D�E�D��DF�D��D8F�D��D�D�D`F D(D�F@DHD�F`DhD�F�D)�DG�D4�D(G�D@�DPG�DK�DxGDVD�G Dc(D�G@DpHD�G`D{hDH�D��D8H�D��D`H�D��D�H�D��D�D�D�H D�(D�H@D�HDI`D�hD(I�D��DPI�D
�DxI�D�D�I�D&�D�ID1DB DS(Dd@DuHD�`D�hD��D��D��D��D�D���D�I�D��D`JD�D�J D�(D�J@D�HD��`D�hDӪ�Dش�D0�DR�D�J�DK�DPK�D�Q�D�KD��DPD�D0Dq08D�K@DD`D�hD��pD`D�D}��D�D@D�Dɨ�D���D D�DS�D�� D�(D8�PD~|XD8`D�D�D��Dh��D��D���DW��D�	Dm�	D 	D�D@	DiH	D�P	D@Dp	D�x	D���	D�D�	D�	D0�	D�D�	D���	D��	D�D
D�
D(�
D@D0
D�8
D�@
D�D`
D��h
DXp
D�D�
D���
D ��
D�D�
DX��
D���
D�D�
D��
D� D�(D��PD
1XDA�`D`D�D� �D��D� �D8�DT��D�Dm�D� D�D@D��HDppD��xD��Dũ�D �D��D��D�D
D�
D�
D D0
D�8
D(@
D�D`
D�h
D�p
D�D�
D��
D �
DD�
D���
D���
D D�
D`�
D��D�D D�(D�PDXD"�D	�D��D���Dx�D��D�D�DH@DO	HD�pD�xDP�D�!�D��D���DPD�{D D D0D@!8Dh!`DȻhD�!�D���D�!�D���D>�D���Dȿ D�(D�0D�DPDקXD$�DQ��D��D�D�D��D@$�D�D�D��D�$�D�DD*�D�$ D�D@D=�HD8%PD�DpD�xD�K�D\�D(L�Dm�D`L�Dծ�D�5D/�D�5 DA�(D�5@DS�HD@6`D_�hD�6�Dk��D�6�Dy��D7�D���Dp7�D���D�7DV�D�� Dծ(D�7@D�HD 8`D��hD�L�D��D�D
��D�8�D���DH9�D���D�D��Db} D�(D�9@D�HDA
`D�hD\
�Dw
�D:�D�
�DX:�D�
�D�:�D�
�D;D+�D`; D:�(D�;@DV�HD�L`Dl�hDHM�D��D�<�D���D=�D�
�D�M�D�
�D�=D~D(N D�(DXN@D�HD�N`D�hD�N�D��D >�D��D`>�Dm�Dt�D��D�D�D� D�(D�@D�HD�`D�hD�>�D=��D�>�DB��D?�DG��D@?�D�Dx?D=�D�� DB�(D�@DG�HDH�`D�.hD�Dq��D�?�D}��D���D��D���D�D�D6>D@� D�Q(D�@DHD@`D$hD@@�DT��Dp��Dj��D���D���Dx@�D���D0�D��Dh� D��(D��@D��HD�@`DެhDA�D��D8A�D��DXA�D��D�A�D��DODD�A D(D8O@D�THD�`D�hD`B�D�.�D��D��D�B�D���D�B�D���D�D��D� D�K(D�@D�HDC`D#�hD2��DB��DQ��Da��Dp��D���D���D�Q�D��D��D�I D�(D`J@D�HD�J`D�hD�J�D��D���D��DӪ�Dش�D0�DR�DpOD�QD�K D1@(D�B`DRhDPpD D�D!R�D0P�D5R�DCR�D D D�. D]R  D 0D( D`�D0 D �D@ D�JH D�JP DJX D�J` D�Jh D�Jp D`Jx D@J� D J� D #J� D"J� D� J� D@$J� D`%J� D�&J� D�(J� D�'J� D@-J� D ,J� D+J� D�)J� D�/J� D`.J� D�1J!D�0J!D��D!D�D!D��D !D`�D(!D@�D0!D��D8!D��D@!D �DH!D�DP!D��DX!D`�D`!D@�Dh!D �Dp!D�Dx!D��D�!D@�D�!D �D�!D�D�!D�D�!D��D�!D��D�!D`�D�!D��D�!D��D�!D �D�!D�D�!D�D�!D`�D�!D@�D�!D��D�!D��D"D��D"D��D"D`�D"D@�D "D �D("D�D0"D��D8"D��D@"D��DH"D@�DP"D �DX"D�D`"D��Dh"D`�Dp"D��Dx"D��D�"D��D�"D��D�"D �D�"D�D�"D@�I�"D`�I�"D�J�"D��I�"D�D�"D��D�"D��D�"D��D�"D��D�"D`�D�"D@�D�"D �D#D�D#D��D#D��D#D��D #D��D(#D`�D0#D@�D8#D@�D@#D �DH#D@�DP#D �DX#D�D`#D��Dh#D��Dp#D��Dx#D��D�#D`�D�#D`�D�#D��D�#D��D�#D��D�#D�D�#D�D�#D`E�#D@E�#D E�#D�E�#D�E�#D�E�#D�E�#D`E�#D@E$D E$DE$D�E$D�E $D�
E($D�E0$D`E8$D@
E@$D 	EH$DEP$D�EX$D�E`$D�Eh$DEp$D�Ex$D#E�$D�!E�$D� E�$D�E�$D�E�$D`E�$D@E�$D E�$D $E�$D`&E�$D@%E�$D�1E�$D�0E�$D`/E�$D@.E�$D�'E�$D�(E%D,E%D�*E%D�)E%D -E %D��I(%D��I0%D��I8%D@�I@%D�IH%D��IP%D��IX%D@�I`%D�Ih%D��Ip%D��Ix%D@�I�%D�I�%D��I�%D��I�%D@�I�%D�I�%D��I�%D��I�%D@�I�%D�I�%D��I�%D��I�%D@�I�%D�I�%D@J�%DJ�%D�
J&D�J&D@	J&DJ&D�J &D�J(&D@J0&D�I8&D��I@&D��IH&D@�IP&D�IX&D��I`&D��Ih&D@�Ip&D�Ix&D��I�&D��I�&D@�I�&D�I�&D��I�&D��I�&D@�I�&D�I�&D��I�&D��I�&D@�I�&D�I�&D��I�&D��I�&D@�I�&D�I�&D��I'D��I'D@�I'D�I'D�J 'D�LE('D�KE0'D`JE8'D@IE@'D HEH'DGEP'D�EEX'D�DE`'D�CEh'D�BEp'D`AEx'D@@E�'D ?E�'D>E�'D�<E�'D�;E�'D�:E�'D�9E�'D`8E�'D@7E�'D 6E�'D5E�'D�3E�'D�2E�'D`�E�'D`�E�'D@�E�'D �E(D�E(D@�E(D �E(D�E (D��E((D��E0(D��E8(D��E@(D`�EH(D@�EP(D �EX(D F`(D Fh(D�)Fp(D�(Fx(D�'F�(D�EF�(D�WF�(D�VF�(D`UF�(D��F�(D`�F�(D@�F�(D �F�(D�F�(D�F�(D��F�(D��F�(D��F�(D`�F�(D@�F�(D �F)D�F)D�F)D��F)D��F )D��F()D`�F0)D@�F8)D �F@)D�FH)D�FP)D��FX)D��F`)D��Fh)D`Fp)D@~Fx)D }F�)D��G�)D`�G�)D@�G�)D �G�)D�G�)D�G�)D �G�)D�G�)D�G�)D��G�)D��G�)D��G�)D�=I�)D`NI�)D@MI�)D LI*D��G*D`�G*DGI*D�{H *D�zH(*D�yH0*D��G8*D��I@*D��IH*D`�IP*D �IX*D�I`*D��Ih*D`�Ip*D �Ix*D�I�*D��I�*D`�I�*D �I�*D�I�*D��I�*D`�I�*D �I�*D�I�*D��I�*D`�I�*D �I�*D�I�*D��I�*D`�I�*D �I�*D�I+D J+D�J+D�J+D`
J +D J(+D�J0+D�J8+D`J@+D �IH+D�IP+D��IX+D`�I`+D �Ih+D��Ip+D��Ix+D`�I�+D �I�+D��I�+D��I�+D`�I�+D �I�+D��I�+D��I�+D`�I�+D �I�+D��I�+D��I�+D`�I�+D �I�+D��I�+D��I�+D`�I,D �I,D��I,D��I,D`�I ,D �I(,D�I0,D`J8,D�D@,D`0DH,D��D0D 0D 0D�!80D�2P0D�K`0D�(h0D�(�0D`w�0Dv�0D�l�0D�^�0D�^�0D�_�0D `�0D�^1D�^1D�k1D�j 1D�j01D e81D eX1D@`x1D8D�1D�(�1D�5�2D�(�2D�54D�(4Dh6X5D�(`5D�6�6D�(�6D`78D�(8D�(H9D;*P9D�(X9D�(�:D)�:D�(�:D�(�;D)�;D) =Dg)(=D)0=D)h>D�7p>D�7�?D')�?D�7�?D�7�@D8)AD8)@BDS)HBD8)PBD8)�CD�7�CD�7�DD`)�DD�7�DD�7FDr FD�7(FD�7`GDt)hGDt)�HD�)�HDt)�HDt)�ID�)�ID�)8KD�)@KD�)HKD�)�LD 8�LD 8�MD�)�MD 8�MD 8OD�)OD 8 OD 8XPDH8`PDH8�QD�)�QDH8�QDH8�RD*�RDH8�RDH80TD*8TD*xUD7*�UD*�UD*�VDB*�VDB*XDZ*XDB*XDB*PYDd*XYDd*�ZD}*�ZDd*�ZDd*�[D�*�[D�*(]D�*0]D�*8]D�*p^D�*x^D�*�^D�*�_Dp8�_Dp8aD�*aDp8aDp8HbD0�PbDp8XbDp8�cD�*�cD�*�dD�*�dD�*�dD�* fD�*(fD�*0fD�*hgD�*pgD�*�hD	+�hD�*�hD�*�iD+jD+@kD4+HkD+PkD+�lDA+�lDA+�mD_+�mDA+�mDA+oDo+ oD�+`oD�@hoD�+�oD���oD�+�oD�\�oD�+�oDJb�oD�+�oD���oD�+`pD�+hpD�+ppD�8�qD�+�qD,�qD�8�rD',�rD8,sD�88tDP,@tDg,HtD9�uD},�uD�,�uD09�vD�,�vD�,�vDX9xD�,xD�,XxD�@`xD�+xxD�\�xD�+�xDJb�xD�+�xD���xD�+XyD
-`yD-hyD�9�zD5-�zDK-�zD�9�{Da-�{Dv-�{D�90}D�-8}D�-@}D�9x~D�-�~D�-�~D�@�~D�+�~D���~D�+D�\D�+ DJb(D�+@D��HD�+�D�-�D :�D@:�D�-�D.�Dh:P�D%.X�D�:`�D�:��D0.��DA.��D�:�D_.�D;�D(;(�Dn.0�DP;8�Dx;p�D�.x�D�;��D�@��D�+؇D���D�+��D�\�D�+�DJb �D�+8�D��@�D�+��D�.��D�.ȈD�;�D�.�D�.�D�;H�D�.P�D�.X�D<��D/��D/��D@<؍D//�D?/�Dh< �DZ/(�Do/0�D�<h�D�/p�D�<��D�@��D�+АDJbؐD�+�D����D�+��D�/��D�/��D�<��D�/�D�/�D=@�D�/H�D0��D�@��D�+��DJb��D�+ȔD��ДD�+��D&0��D30��D@=ЖDI0ؖD\0�Dh=�Dp0 �D�0`�D�@h�D�+��D����D�+��D�\��D�+��DJbȘD�+�D���D�+`�D�0h�D�0p�D�=��D�0��D�0��D�=�D�0��D�0�D�=8�D�0@�D1H�D>��D$1��D41��D0>ȟDL1ПDa1؟D`> �D�@(�D��98�Dpx@�D�wH�D�wP�D�x`�D�@h�D�9x�Dpx��D�w��D�w��D�x��DtB��D�B�D��D� �D �(�D��0�DЂ8�Dp�H�D��P�D��X�D0�`�D0�p�D�x�D���D���DBIȢDd�D��9�D`�9�D�Z �D�(�D��8�D0�@�D��H�D��P�D��X�D��h�Dp�p�D`�x�D���D���D����D����D ��D#��D?�(�D`�9@�Dp�H�D�P�D��X�D0�`�D��h�D��p�D��x�D����Dp���D`���D���D���D����D���Dh��Ds�@�D@�9H�D`�9X�D��`�D�h�D��x�D0���D����D����D����D����Dp���D`���D���D�ХD��إD����D � �D��(�Dז0�D��`�D@
:h�D�:x�D����D���D0���D����D����D����D��ȦDp�ЦD��ئD���D���D����D���D �@�DߖH�D�P�D����D@O:��D�:��D����D���D0���D��ȧD��ЧD��اD���Dp��D����D���D���D���D��8�D �`�D��h�D���D��:��D`�9��D���D�ȨD@�بD0��D���D���D����D���D��Dp��D`��D� �D�0�D��8�D��X�D ���D���D���D��:ȩD`�9ةD��D��D@���D0��D���D���D���D�� �D�(�Dp�0�D`�8�D�@�D�P�D��X�D��x�D ���D���D��D@�:�D`�9��D�8�D��D���D0� �D��(�D��0�D��8�D��@�D�H�Dp�P�D`�X�D�`�D�p�D��x�D����D ���DHȫD��D@�:�D`�9�D�8 �D�(�D��8�D0�@�D��H�D��P�D��X�D��`�D�h�Dp�p�D`�x�D���D���D����D����D ��D�8�D�8 �D�p;(�D`�98�D�I@�D�H�D��X�D0�`�D��h�D��p�D��x�D����D���Dp���D`���D���D���D����D��حD ��D�8�D�8@�D�p;H�D`�9X�D�I`�D�h�D��x�D0���D����D����D����D����D���Dp���D`���D���D�ЮD��خD����D � �D�(�Dף0�D�`�D��;h�D`�9x�Dx���D���D0���D����D����D����D��ȯDp�ЯD`�دD���D���D����D���Dp��Dp��D �@�D8�H�D�P�D����D��;��D`�9��Dx���D���D0���D��ȰD��аD��ذD���Dp��D`���D���D���D���D��(�Dp�0�Dp�8�D �`�D`�h�D
�p�D���D��;��D`�9��Dx���D�رD0��D���D���D����D���Dp��D`��D�� �D��0�D��8�D��H�Dp�P�Dp�X�D ���D����D(���D5���D@�;ȲD`�9زDx��D���D0��D���D���D���D��(�Dp�0�D`�8�D��@�D��P�D��X�D��h�Dp�p�Dp�x�D ���D����D���D@�;�D`�9��DX��D��D���D0� �D��(�D��0�D��8�D��@�D�H�Dp�P�D`�X�D�`�D�p�D��x�D����D ���D��ȴD���D@�;�D`�9�D`� �D�(�D��8�D0�@�D��H�D��P�D��X�D��`�D�h�Dp�p�D`�x�D���D���D����D����D ��D0��D���D� �D�`<(�D`�9@�D��X�D0�`�D��h�D��p�D��x�D����Dp���D`���D����D����D����D��ȶDp�жDp�ضD ��DP��D���D��@�D�`<H�D`�9`�D��x�D0���D����D����D����D����Dp���D`���D����D��зD��طD���Dp��Dp���D � �Dp�(�Dɷ0�D�`�D�`<h�D`�9��D����D0���D����D����D����D��ȸDp�иD`�ظD���D���D����D���Dp��Dp��D �@�D��H�DַP�D5���D`a<��D`�9��D����D0���D��ȹD��йD��عD���Dp��D`���D���D���D���D��(�Dp�0�Dp�8�D �`�D�h�D���D`g<��D`�9��D ���D�ȺD0�غD0��D���D���D����D���D��Dp��D`��D� �D�0�D��8�D��X�D ���D����D	���D`g<ȻD`�9ػD0��D��D0���D0��D���D���D���D�� �D�(�Dp�0�D`�8�D�@�D�P�D��X�D��x�D ���D���D��D@�<�D`�9��D��D��DP��D0� �D��(�D��0�D��8�D��@�D�H�Dp�P�D`�X�D�`�D�p�D��x�D����D ���D�ȽD�D@�<�D`�9�D �D�(�DP�8�D0�@�D��H�D��P�D��X�D��`�D�h�Dp�p�D`�x�D���D���D����D����D ��D'�D; �D`g=(�D`�98�D�@�D��H�Dp�X�D0�`�D��h�D��p�D��x�D����D���Dp���D`���D���D���D����D��ؿD ��D���D?�DO@�D`g=H�D`�9X�D�`�D��h�Dp�x�D0���D����D����D����D����D���Dp���D`���D���D��D���D����D ��D�� �DS(�Da`�D`g=h�D`�9x�D���D���Dp���D0���D����D����D����D����D��Dp��D`��D��D��D����D���D � �D��@�DEH�DE��D��=��D`�9��D�T��D���D����D0���D����D����D����D����D���Dp���D`���D��D��D���D��8�D �@�D��`�D"Eh�D0E��D��=��D`�9��DU��D���D����D0���D����D����D����D���D��Dp��D`��D� �D�0�D��8�D��X�D �`�D����D���D���D�{>��D`�9��D���D���D���D0��D���D���D���D�� �D�(�Dp�0�D`�8�D�@�D�P�D��X�D��x�D ���D����D @��D�O��D+@��D�>��D�B�D���D0� �D��(�D��0�D��8�D��H�Dp�P�D0�X�D�`�D�p�D��x�D����Dp���Dp���D ���D�J��D�^��D�^�D��>�D��> �D`�8�D0�@�D��H�D��P�D��X�D��`�D�h�DP�p�D@�x�D����D����D���D���D ���D���DK��D�^��D�^ �D��>(�D��>@�D`�X�D0�`�D��h�D��p�D��x�D����D���DP���D@���D����D����D���D���D ���D��D8K�D�^�D�^@�D��>H�D��>`�D`�x�D0���D����D����D����D����D���DP���D@���D����D����D���D���D ��D� �D`K(�D�^0�D_`�D��>h�D��>��D`���D0���D����D����D����D����D���DP���D@���D����D����D���D��D �(�D�@�D�KH�D_P�D���D��>��D��>��D`���D0���D����D����D����D����D���DP���D@���D���D���D��D�8�D �H�D�`�D�Kh�D#_p�D����D��>��D��>��D`���D0���D����D����D����D���D��DP��D@��D�� �D��0�D�8�D�X�D �h�D���D�K��D2_��D���D��>��D��>��D`���D0��D���D���D���D�� �D�(�DP�0�D@�8�D��@�D��P�D�X�D�x�D ���D���DL��DA_��D5���D��>��D��>�D`��D0� �D��(�D��0�D��8�D��@�D�H�DP�P�D@�X�D��`�D��p�D�x�D���D ���D���D�e��D�j��D�j�D�!?�D��> �D`�8�D0�@�D��H�D��P�D��X�D��h�Dp�p�D@�x�D����D����D���D���D ���D����D`p��D�u��D�u �D�4?(�D��>@�D`�X�D0�`�D��h�D��p�D��x�D����Dp���D@���D����D����D���D���D ��D�p�D�u�Dv@�D�4?H�D��>`�D`�x�D0���D����D����D����D����Dp���D@���D����D����D���D���D � �D�p(�Dv0�D!v`�D�4?h�D��>��D`���D0���D����D����D����D����Dp���D@���D����D����D���D��D �@�D�pH�D.vP�D=v��D�4?��D��>��D`���D0���D����D����D����D����Dp���D@���D���D���D��D�8�D �`�D�{h�D�}p�D�}��DB?��D��>��D`���D0���D����D����D����D���D��Dp��D@��D�� �D��0�D�8�D�X�D �h�D`���D���D����D����DM?��D��>��D`���D0��D���D���D���D��(�Dp�0�D@�8�D��@�D��P�D�X�D�x�D ���D0���D���D����D����DM?��D��>�D`��D0� �D��(�D��0�D��8�D��H�Dp�P�D@�X�D��`�D��p�D�x�D���D ���D0���DȐ��D���D���D^?�D��> �D`�8�D0�@�D��H�D��P�D��X�D��h�Dp�p�D@�x�D����D����D���D���D ���D����DG���DX� �D`?(�D��>@�D`�X�D0�`�D��h�D��p�D��x�D����Dp���D@���D����D����D���D���D ��Dp��D���D��@�D�f?H�D��>`�D`�x�D0���D����D����D����D����Dp���D@���D����D����D���D���D � �D��(�D��0�Dɕ`�D�f?h�D��>��D`���D0���D����D����D����D����Dp���D@���D����D����D���D��D �@�D(�H�DħP�Dԧ��D r?��D��>��D����D0���D����D����D����D����D���Dp���D@���D���D���D��D�(�Dp�0�Dp�8�D �H�D��`�DP�h�D�p�D���D r?��D��>��D����D0���D����D����D����D���D��Dp��D@��D�� �D��0�D�8�D�H�Dp�P�Dp�X�D �h�D����Dx���D���D���D r?��D��>��D����D0��D���D���D���D�� �D�(�Dp�0�D@�8�D��@�D��P�D�X�D�h�Dp�p�Dp�x�D ���D����D����D!���D1���D r?��D��>�D���D0� �D��(�D��0�D��8�D��@�D�H�Dp�P�D@�X�D��`�D��p�D�x�D���Dp���Dp���D ���D����DȚ��D@���DP��D r?�D��> �D��8�D0�@�D��H�D��P�D��X�D��`�D�h�Dp�p�D@�x�D����D����D���D���Dp���Dp���D ���D����D���D_���Dn� �D r?(�D��>@�D��X�D0�`�D��h�D��p�D��x�D����D���Dp���D@���D����D����D���D���Dp���Dp���D ���D���D��D|��D��@�D r?H�D��>`�D��x�D0���D����D����D����D����D���Dp���D@���D����D����D���D���Dp���Dp���D ��D�� �D@�(�D��0�D�^`�D r?h�D��>��D����D0���D����D����D����D����D���Dp���D@���D����D����D���D��Dp��Dp��D �(�D��@�Dh�H�D��P�D�^��D r?��D��>��D����D0���D����D����D����D����D���Dp���D@���D���D���D��D�(�Dp�0�Dp�8�D �H�D��`�D��h�D��p�D�^��D r?��D��>��D����D0���D����D����D����D���D��Dp��D@��D�� �D��0�D�8�D�H�Dp�P�Dp�X�D �h�D����D����Dƨ��D_��D r?��D��>��D����D0��D���D���D���D�� �D�(�Dp�0�D@�8�D��@�D��P�D�X�D�h�Dp�p�Dp�x�D ���D����D���Dը��D���D r?��D��>�D���D0� �D��(�D��0�D��8�D��@�D�H�Dp�P�D@�X�D��`�D��p�D�x�D���Dp���Dp���D ���D����D���D���D���D r?�D��> �D��8�D0�@�D��H�D��P�D��X�D��`�D�h�Dp�p�D@�x�D����D����D���D���Dp���Dp���D ���D����D0���D���D� �D r?(�D��>@�D��X�D0�`�D��h�D��p�D��x�D����D���Dp���D@���D����D����D���D���Dp���Dp���D ���D���DX��D��D5�@�D r?H�D��>`�D��x�D0���D����D����D����D����D���Dp���D@���D����D����D���D���Dp���Dp���D ��D�� �D��(�D-�0�D;�`�D��?h�D��>��D����D0���D����D����D����D����Dp���D@���D����D����D���D��Dp��Dp��D �(�D��@�D��H�DG�P�DU���D��?��D��>��D����D0���D����D����D����D����Dp���D@���D���D���D��D�(�Dp�0�Dp�8�D �H�D��`�DP�h�D1�p�D@���D�?��D��>��D����D0���D����D����D����D���Dp��D@��D�� �D��0�D�8�D�H�Dp�P�Dp�X�D ���Dp���DM���D\���D�?��D��>��D����D0��D���D���D���D��(�Dp�0�D@�8�D��@�D��P�D�X�D�h�Dp�p�Dp�x�D ���D����Di���Dx���D�?��D��>�D���D0� �D��(�D��0�D��8�D��H�Dp�P�D@�X�D��`�D��p�D�x�D���Dp���Dp���D ���D����D����D���D�?�D��> �D��8�D0�@�D��H�D��P�D��X�D��h�Dp�p�D@�x�D����D����D���D���Dp���Dp���D ���Dн��D����D�u �D�?(�D��>@�D��X�D0�`�D��h�D��p�D��x�D����Dp���D@���D����D����D���D��Dp��Dp��D ��D��D���Dv@�D�?H�D��>`�D��x�D0���D����D����D����D����Dp���D@���D����D���D��D��Dp��Dp���D � �D�(�D��0�D!v`�D�?h�D��>��D����D0���D����D����D����D���Dp��D@��D���D���D���D��Dp��Dp��D �@�D0�H�D�P�D=v��D�?��D��>��D����D0���D���D���D���D���Dp��D@���D���D���D��D�(�Dp�0�Dp�8�D �`�D�h�Dg�p�D�}��D��?��D��>��D���D0��D���D���D����D���D��Dp��D@��D�� �D��0�D�8�D�H�Dp�P�Dp�X�D �h�DP��D���D���D ���D@�?�D��>�D����D0��D���D���D���D��(�Dp�0�D@�8�D��@�D��P�D�X�D�h�Dp�p�Dp�x�D ���D ��D8���D-���D���D@�?�D��>�D���D0� �D��(�D��0�D��8�D��H�Dp�P�D@�X�D��`�D��p�D�x�D���Dp���Dp���D ���D ��DX��D<��D���D@�?�D��> �D��8�D0�@�D��H�D��P�D��X�D��h�Dp�p�D@�x�D����D����D���D���Dp���Dp���D ��D �D���Da��D�� �D@(�D��>@�D��X�D0�`�D��h�D��p�D��x�D����Dp���D@���D����D����D���D��Dp��Dp��D ��D���D;��DX�@�D @H�D��>`�D��x�D0���D����D����D����D����Dp���D@���D����D���D��D��Dp��Dp���D � E �(Eb�0Es�`E�@hE��>�E���E0��E���E���E���E���Ep��E@��E���E���E��E�Ep�Ep�E �@EH�HE��PE���E�@�E��>�E���E0��E���E���E���E���Ep��E@��E��E��E�E�(Ep�0Ep�8E �`Ep�hE��pEɕ�E�@�E��>�E���E0��E���E���E���E��Ep�E@�E�� E��0E�8E�HEp�PEp�XE ��E��E���E���E`2@�E��>�E���E0�E��E��E��E��(Ep�0E@�8E��@E��PE�XE�hEp�pEp�xE ��E��E���Ey��E���E�;@�E��>E��E0� E��(E��0E��8E��@E�HEp�PE@�XE��`E��pE�xE��Ep��Ep��E ��E��E��E���E��E�;@E��> E��8E0�@E��HE��PE��XE��`E�hEp�pE@�xE���E���E��E��Ep��Ep��E ��E��E(��E���E�� E�;@(E��>@E��XE0�`E��hE��pE��xE���E��Ep��E@��E���E���E��E��Ep��Ep��E ��E�EP�E��Eԧ@E�;@HE��>`E��xE0��E���E���E���E���E��Ep��E@��E���E���E��E��Ep��Ep��E �	E� 	Ex�(	E��0	E�`	E�;@h	E��>�	E���	E0��	E���	E���	E���	E���	E��	Ep��	E@��	E���	E���	E��	E�
Ep�
Ep�
E �(
E�@
E��H
E��P
E��
E�;@�
E��>�
E���
E0��
E���
E���
E���
E���
E��
Ep��
E@��
E��E��E�E�(Ep�0Ep�8E �HE�`E��hE�pE1��E�;@�E��>�E���E0��E���E���E���E��E�Ep�E@�E�� E��0E�8E�HEp�PEp�XE �hE��E���E��EP��E�;@�E��>�E���E0�
E��
E��
E��
E�� 
E�(
Ep�0
E@�8
E��@
E��P
E�X
E�h
Ep�p
Ep�x
E ��
E��
E��
E&��
En��
E�;@�
E��>E��E0� E��(E��0E��8E��@E�HEp�PE@�XE��`E��pE�xE��Ep��Ep��E ��E��E8��E5��E��E�;@E��> E��8E0�@E��HE��PE��XE��`E�hEp�pE@�xE���E���E��E��Ep��Ep��E ��E��EX��ED��E�^ E�;@(E��>@E��XE0�`E��hE��pE��xE���E��Ep��E@��E���E���E��E��Ep��Ep��E ��E�Ex�ES�E�^@E�;@HE��>`E��xE0��E���E���E���E���E��Ep��E@��E���E���E��E��Ep��Ep��E �E� E��(Eb�0E�^`E�;@hE��>�E���E0��E���E���E���E���E��Ep��E@��E���E���E��E�Ep�Ep�E �(E�@E��HEq�PE_�E�;@�E��>�E���E0��E���E���E���E���E��Ep��E@��E��E��E�E�(Ep�0Ep�8E �HE�`E��hE��pE��E�;@�E��>�E���E0��E���E���E���E��E�Ep�E@�E�� E��0E�8E�HEp�PEp�XE �hE��E���E���E���E�;@�E��>�E���E0�E��E��E��E�� E�(Ep�0E@�8E��@E��PE�XE�hEp�pEp�xE ��E��E��E���E��E�;@�E��>E��E0� E��(E��0E��8E��@E�HEp�PE@�XE��`E��pE�xE��Ep��Ep��E ��E��E8��E���E5�E�;@E��> E��8E0�@E��HE��PE��XE��`E�hEp�pE@�xE���E���E��E��Ep��Ep��E ��E��E?��E\��E;� E�q@(E��>@E��XE0�`E��hE��pE��xE���Ep��E@��E���E���E��E��Ep��Ep��E ��E�Ej�E��EU�@E�q@HE��>`E��xE0��E���E���E���E���Ep��E@��E���E���E��E��Ep��Ep��E �E� E�(E�0E@�`E`�@hE��>�E���E0��E���E���E���E���Ep��E@��E���E���E��E�Ep�Ep�E �@E�HE�PE\��E`�@�E��>�E���E0��E���E���E���E���Ep��E@��E��E��E�E�(Ep�0Ep�8E �`E�hE:�pEx��E`�@�E��>�E���E0��E���E���E���E��Ep�E@�E�� E��0E�8E�HEp�PEp�XE ��EI��Ef��E���E`�@�E��>�E���E0�E��E��E��E��(Ep�0E@�8E��@E��PE�XE�hEp�pEp�xE ��Eu��E���E�u�E`�@�E��> E�� E0�  E��( E��0 E��8 E��H Ep�P E@�X E��` E��p E�x E�� Ep�� Ep�� E �� E��� E��� Ev!E`�@!E��> !E��8!E0�@!E��H!E��P!E��X!E��h!Ep�p!E@�x!E���!E���!E��!E��!Ep��!Ep��!E ��!E��!E��!E!v "E`�@("E��>@"E��X"E0�`"E��h"E��p"E��x"E���"Ep��"E@��"E���"E���"E��"E��"Ep��"Ep��"E �#E��#E�#E=v@#E`�@H#E��>`#E��x#E0��#E���#E���#E���#E���#Ep��#E@��#E���#E���#E��#E��#Ep��#Ep��#E � $E�($E0$E�}`$E��@h$E��>�$E���$E0��$E���$E���$E���$E���$E��$Ep��$E@��$E���$E���$E��$E�%Ep�%Ep�%E �(%E�@%E,H%EIP%E���%E �@�%E��>�%E���%E0��%E���%E���%E���%E���%Ep��%E@��%E��&E��&E�&E�(&Ep�0&Ep�8&E �H&Ep`&EXh&Eup&E���&E �@�&E��>�&E���&E0��&E���&E���&E���&E��'Ep�'E@�'E�� 'E��0'E�8'E�H'Ep�P'Ep�X'E �h'Ep�'E��'E��'E���'E��@�'E��>�'E���'E0�(E��(E��(E��(E��((Ep�0(E@�8(E��@(E��P(E�X(E�h(Ep�p(Ep�x(E ��(E��(EP�(E`�(EX��(E@�@�(E��>)E��)E0� )E��()E��0)E��8)E��H)Ep�P)E@�X)E��`)E��p)E�x)E��)Ep��)Ep��)E ��)E@�)E�)E��)Es�*E`�@*E��> *E��8*E0�@*E��H*E��P*E��X*E��h*Ep�p*E@�x*E���*E���*E��*E��*Ep��*Ep��*E ��*E��*E0�*E��*E�� +E`�@(+E��>@+E��X+E0�`+E��h+E��p+E��x+E���+Ep��+E@��+E���+E���+E��+E��+Ep��+Ep��+E ��+E�,EP,E�,Eɕ@,E`�@H,E��>`,E��x,E0��,E���,E���,E���,E���,Ep��,E@��,E���,E���,E��,E��,Ep��,Ep��,E �-E� -E�(-E�0-E��`-E Ah-E��>�-E���-E0��-E���-E���-E���-E���-Ep��-E@��-E���-E���-E��-E�.Ep�.Ep�.E �(.E@.E�H.E7P.EF�.E"A�.E��>�.E���.E0��.E���.E���.E���.E���.Ep��.E@��.E��/E��/E�/E�(/Ep�0/Ep�8/E �H/E``/E�h/ETp/Ec�/E"A�/E��>�/E���/E0��/E���/E���/E���/E��0Ep�0E@�0E�� 0E��00E�80E�H0Ep�P0Ep�X0E �h0E`�0E��0Eq�0E��0E"A�0E��>�0E���0E0�1E��1E��1E��1E��(1Ep�01E@�81E��@1E��P1E�X1E�h1Ep�p1Ep�x1E ��1E`�1E�1E��1E��1E"A�1E��>2E��2E0� 2E��(2E��02E��82E��H2Ep�P2E@�X2E��`2E��p2E�x2E��2Ep��2Ep��2E ��2E`�2E�2Ex6�2E�63E�ME3E��> 3E��83E0�@3E��H3E��P3E��X3E��`3E�h3Ep�p3E@�x3E���3E���3E��3E��3Ep��3Ep��3E ��3E��3E(�3E�6�3E�6 4E�ME(4E��>@4E��X4E0�`4E��h4E��p4E��x4E���4E��4Ep��4E@��4E���4E���4E��4E��4Ep��4Ep��4E ��4E�5EP5E�65E�6@5E�MEH5E��>`5E��x5E0��5E���5E���5E���5E���5E��5Ep��5E@��5E���5E���5E��5E��5Ep��5Ep��5E �6E� 6Ex(6E�606E�6`6E�MEh6E��>�6E���6E0��6E���6E���6E���6E���6E��6Ep��6E@��6E���6E���6E��6E�7Ep�7Ep�7E �(7E�@7E�H7E�6P7E�6�7E�ME�7E��>�7E���7E0��7E���7E���7E���7E���7E��7Ep��7E@��7E��8E��8E�8E�(8Ep�08Ep�88E �H8E�`8E�h8E	7p8E7�8E�ME�8E��>�8E���8E0��8E���8E���8E���8E��9E�9Ep�9E@�9E�� 9E��09E�89E�H9Ep�P9Ep�X9E �h9E��9E��9E&7�9E���9E�ME�9E��>�9E���9E0�:E��:E��:E��:E�� :E�(:Ep�0:E@�8:E��@:E��P:E�X:E�h:Ep�p:Ep�x:E ��:E��:E�:E47�:E���:E�ME�:E��>;E��;E0� ;E��(;E��0;E��8;E��@;E�H;Ep�P;E@�X;E��`;E��p;E�x;E��;Ep��;Ep��;E ��;E��;E@�;EB7�;E��<E�ME<E��> <E��8<E0�@<E��H<E��P<E��X<E��`<E�h<Ep�p<E@�x<E���<E���<E��<E��<Ep��<Ep��<E ��<E��<Eh�<EP7�<Eԧ =E�ME(=E��>@=E��X=E0�`=E��h=E��p=E��x=E���=E��=Ep��=E@��=E���=E���=E��=E��=Ep��=Ep��=E ��=E�>E�>E^7>E�@>E�MEH>E��>`>E��x>E0��>E���>E���>E���>E���>E��>Ep��>E@��>E���>E���>E��>E��>Ep��>Ep��>E �?E� ?E�(?El70?E�`?E�MEh?E��>�?E���?E0��?E���?E���?E���?E���?E��?Ep��?E@��?E���?E���?E��?E�@Ep�@Ep�@E �(@E�@@E�H@Ez7P@E1��@E�ME�@E��>�@E���@E0��@E���@E���@E���@E���@E��@Ep��@E@��@E��AE��AE�AE�(AEp�0AEp�8AE �HAE�`AEhAE�7pAEP��AE�ME�AE��>�AE���AE0��AE���AE���AE���AE��BE�BEp�BE@�BE�� BE��0BE�8BE�HBEp�PBEp�XBE �hBE��BE0�BE�7�BEn��BE�ME�BE��>�BE���BE0�CE��CE��CE��CE�� CE�(CEp�0CE@�8CE��@CE��PCE�XCE�hCEp�pCEp�xCE ��CE��CEP�CE�7�CE���CE�ME�CE��>DE��DE0� DE��(DE��0DE��8DE��@DE�HDEp�PDE@�XDE��`DE��pDE�xDE��DEp��DEp��DE ��DE��DEp�DE�7�DE�^EE�MEEE��> EE��8EE0�@EE��HEE��PEE��XEE��`EE�hEEp�pEE@�xEE���EE���EE��EE��EEp��EEp��EE ��EE��EE��EE�7�EE�^ FE�ME(FE��>@FE��XFE0�`FE��hFE��pFE��xFE���FE��FEp��FE@��FE���FE���FE��FE��FEp��FEp��FE ��FE�GE�GE�7GE�^@GE�MEHGE��>`GE��xGE0��GE���GE���GE���GE���GE��GEp��GE@��GE���GE���GE��GE��GEp��GEp��GE �HE� HE�(HE�70HE_`HE�MEhHE��>�HE���HE0��HE���HE���HE���HE���HE��HEp��HE@��HE���HE���HE��HE�IEp�IEp�IE �(IE�@IE�HIE�7PIE��IE�ME�IE��>�IE���IE0��IE���IE���IE���IE���IE��IEp��IE@��IE��JE��JE�JE�(JEp�0JEp�8JE �HJE�`JEhJE�7pJE���JE�ME�JE��>�JE���JE0��JE���JE���JE���JE��KE�KEp�KE@�KE�� KE��0KE�8KE�HKEp�PKEp�XKE �hKE��KE0�KE�7�KE��KE�ME�KE��>�KE���KE0�LE��LE��LE��LE�� LE�(LEp�0LE@�8LE��@LE��PLE�XLE�hLEp�pLEp�xLE ��LE��LEP�LE8�LE5��LE�ME�LE��>ME��ME0� ME��(ME��0ME��8ME��@ME�HMEp�PME@�XME��`ME��pME�xME��MEp��MEp��ME ��ME��ME���MENEP_NE8@NEy_HNEp�NE���NE��NE�_�NE��NE`�EOE�_OEP8OE`�E@OE�_HOE�xOE��E�OE`�OE��OE��E�OE`�OE��OE�~EPE*`PE�8PE�|E@PE=`HPExPE�{E�PEP`�PE�"�PE`zE�PEc`�PEQE|`QE($8QE@yE@QE�`HQE�$xQE�wE�QE�`�QE�$�QE�vE�QE���QE�$�QEvERE�`RE8REtE@RE	�HRExRE sE�RE�`�RE`%�RE qE�RE��RE�RE@pESE aSEh&8SE oE@SE4�HSE�&xSE�nE�SE$8�SE('�SE�mE�SEFa�SE�'�SE�bETEdaTEp)8TE�WE@TE�aHTExTE�VE�TE�a�TEP+�TE�TE�TE�a�TE�+UE�aUE�+PUE�aXUE,�UE�a�UE8,�UE�a�UE`,(VEb0VE�,pVE�axVE�,�VE�2�VE?8WE�2WEL8PWE�2XWEY8�WE�.�WE0:�WE*b�WE�20XEb�8XEX�xXEK��XEf8�XE7b�XE�8YESMYE��PYEF�XYE`��YEDb�YE�X�YEX��YE��(ZEb0ZE8YpZE&bxZE�Y�ZE3b�ZE�Y[E@b[EXZH[EPbP[E�Z�[Ec�[EH[�[ETb�[E�[ \EM(\Eh�h\E]�p\E���\E��\E\�\E��]Ep�@]E[bH]E�S�]Ecb�]E�S�]Ekb�]E�S^Esb ^E0T`^E{bh^EhT�^E�b�^E�T�^E���^E��8_E�b@_E�T�_E�b�_E8U�_E�b�_E�U`E��`E��X`E��``E���`E�b�`EhV�`E�b�`E�V0aE�8aE�VxaE��aE(W�aE�b�aE0�bE�bbE�WPbE�bXbE�W�bEc�bE(X�bE�.�bE*;(cE*b0cE�2pcEb�xcE�8�cEK��cEf8dESMdE�8HdEF�PdE�,�dEDb�dE�8�dE���dE�8 eEX�(eE-heEbpeE�8�eE&b�eE�8�eE3bfE�8@fE@bHfE�8�fEPb�fE9�fEc�fE/9gETb gE�8`gEMhgE�8�gE]��gE0-�gE��gE;98hE[b@hE�S�hEcb�hE�S�hEkb�hE�SiEsbiE0TXiE{b`iEhT�iE�b�iE�T�iE���iE��0jE�b8jE�TxjE�b�jE8U�jE�b�jE�UkE��kE��PkE��XkE���kE�b�kEhV�kE�b�kE�V(lE�0lE�VplE�xlE(W�lE�b�lE0�mE�bmE�WHmE�bPmE�W�mEc�mE(X�mE�2�mEP-(nE�20nEx-�nE�2�nE�-�nE�2�nE�- oE�9(oEF9hoE�9poE_9�oEx9�oE�-�oE�9pE.@pE��HpE@.�pE���pEp.�pE���pE�. qE�Q(qE�9hqER�pqE�.�qE3c�qE/�qE�drE�9@rENcHrE /�rEic�rE�9�rEk��rE�9 sE��(sE@/hsE��psEx/�sE���sE�/tEnctE�/HtE�QPtE 0�tER��tEP0�tE3c�tE�0 uE�d(uE�0huENcpuE�0�uEic�uE1vE��vE@1HvE��PvEp1�vEnc�vE�1�vE�Q�vE�10wER�8wE�1xwENc�wE 2�wE�9�wE�9xE�9xE�9PxEx9XxEH2�xE:�xE:�xE�9�xE:@yE�9HyEp2�yE�9�yE�2�yE�c�yE�2zE: zE�2`zE�QhzE:�zE��zE:�zE�H�zE4:8{E�_@{E:�{E�2�{E3�{E�2�{EP3|E�2|E�3X|E@`|E�3�|E�.�|E4:�|E�1�|E4:0}E'28}EK:x}E:d�}E4�}EDd�}E84~E"N~E`:P~E1NX~E~:�~E�.�~E�:�~E�1�~E�:0E'28E�:xE:d�EX4�EDd�Ex4�E"N�E�:P�E1NX�E�:��E�.��E;�E�1�E.;0�E'28�EE;x�E:d��E�4��EDdȁE�4�E"N�EZ;P�E1NX�Ex;��E����E�4�E���E50�E�d8�E�;x�EMd��E05��E�dȃE�;�Epd�EX5`�Em�h�E�;��E���E�;�EZ���E�d8�E	�@�E�d��E'���E�dȅE��ЅE�;�E�d�E�5`�E�Qh�E�;��E�B��E�5�E�d��E�58�E�@@�E6��Ee��E06ȇE��ЇEX6�Eʤ�ExX�E¤`�E
��E����E4�E���E^0�E5e8�E�x�Ec���Ek���E��ȉE0��E���EIe`�E�<h�E=p�E����E��E��E��>��E��؊E0��E���E���E����E���Ep��E@��E�� �E��0�E�8�E�H�Ep�P�Ep�X�E �h�E���E���E<��E��E��Eo�ȋEP<��E@�E�E���E�<@�E��H�E�<��EN���E��E =�E�M�EF@�E��EH�E��>`�E��x�E0���E����E����E����E����Ep���E@���E����E��ЍE�؍E��Ep��Ep���E ��E �E@=(�E�M0�Ec`�E��Eh�E��>��E����E0���E����E����E����E��ȎEp�ЎE@�؎E���E���E���E��Ep��Ep��E �(�E@�E`=H�E�MP�E���E��E��E��>��E����E0���E��ȏE��ЏE��؏E���Ep��E@���E���E���E��E�(�Ep�0�Ep�8�E �H�E`�E�=h�E�Mp�E���E��E��E��>��E��ؐE0��E���E���E����E���Ep��E@��E�� �E��0�E�8�E�H�Ep�P�Ep�X�E �h�E��E�M��E��E�ȑE�E3�E�=@�E�H�E(>x�E`�E��E���EA��E`�E��E�ȒE�C��E`�E�E �E8�E@�E@�E
H�E�Fx�E��E��E[��E�M��E�E��ElȓEhH��E �E�EG�E�H8�E`�E@�E~H�Ex�E��E��E���EPI��E��E��E�ȔE�I��E�E�E�M�EN8�E@�E@�ENH�E��EN��EЕENؕE�E*N �E`�E8Nh�E��EGN��E�E��E8JH�E�P�E`J��E�2��EUNؗE��E�J �E�(�E�Jh�E@p�ElN��E�ȘE�J�E��EKP�E�2X�E�N��E���E(K�E��EPK(�E@0�E�N��E�2��EȚE�2КE�E�2�E`�E�h�ExK��E���E�K�E�2��E�N8�E�@�E�K��E���E�KȜE@МE�N �E�(�ELh�E�p�E@L��E�2��E�N��E��EhL@�E�H�E�L��E@��E�N�E��EO(�E�0�E0Op�E�2x�EGO��E���ETO�E��EkOH�E@P�E�O��E���E:�E�_�E:@�E�aH�E�L��E�a��E�LСEbءE@M�EsE �E�3`�E:dh�E�O��EDd��E�O�E"N��El;8�E1N@�E�;��E�_��E
3ȣE�HУE@; �E�(�E7�0�E;�`�E`�Eh�E��>��E����E0���E����E����E����E��ȤEp�ФE@�ؤE���E���E���E��Ep��Ep��E �(�Ep@�EC�H�E`�P�EU���E`�E��E��>��E����E0���E��ȥE��ХE��إE���Ep��E@���E���E���E��E�(�Ep�0�Ep�8�E �H�Ep`�E�h�E�O��E)���EP�E��EpQ�E��E �E�j(�E`�E�jh�EhR��E�j��E�S�E�e�E�S �EHf(�E�S`�E��h�E T��E.k��EUبE��E�EWk�E�U�E�E �E��(�EX�E@�E`�E�h�E��E`�E��E����EةE�E�E�k�EPV�E@�E �Ea�(�EWX�E��E`�E�kh�E��E�k��E�WتE`�E�E��E@X�E��E �E�(�E�XX�E �E`�E�kh�EXY��E��E��E,���EZثE �E�EN��E�Z�E �E �Ep�(�E�[X�E �E`�E�fh�E�\��E�E��El���E�_جE`�E�E9��E�_�E`�E �E��(�E`X�E`�E`�E��h�EH`��E`�E��E����E�`حE��E�E���E�`�E��E �E֔(�EaX�E@�E`�E�h�E�b��E@�E��E����ExdخE�E�E���E�d�E�E �E�k(�EeX�E��E`�Elh�Ehg��E��E��E���E�iدE�E�E1��E0l�E�E �Eb�(�EPoX�E@�E`�E��h�E0q��E��E��ESl��EllذE��E�E{l�E�l�E��E �E�l(�E�rX�E�E`�E�lh�E�l��E��E��E����EsرE@�E�E�g�E�s�E �E �E�n(�E�vh�E�np�E�v��E�n��E�v��E�n�E0w@�E�2H�Ehw��E�2��E�w�E�l�E�w(�E�l0�E�wp�E�lx�E0x��E�.ȴE*;�Em�E�P�EmX�E���Eb���Ehx�EM�E�x@�EZ�H�E�x��E̼��EyжEB�ضEHy�E|� �E�y`�E��h�E�y��E����E�y�E�.�E(zH�Eb�P�EXz��EM��E�z�E�.�E�z(�E�0�E�z��E�m��E {ȹE�mйEX{�E@m�E�{X�E`m`�E�{��E�m��E|�E�m�E8|0�En8�Ep|x�E$n��E�|��EDnȻE�|�Edn�E}P�E�nX�EP}��E�n��E�}�EB��E�}(�E��0�E�}p�Ee�x�E ~��E����EP~�EL�E�~H�Eu�P�E�~��EI���E�~ؾES��E �EN�(�E0h�E[�p�EX��E!���E���E,��E�@�Eu�H�E���EI���E��ES��E8��EN� �E`�`�E[�h�E����Ej���E���Ec���E؀@�Eb�H�E���EM��E@���E�.��E��(�Eb�0�E��p�EMx�E���Eb���E ��EM�EP�`�E�2h�E3���E�2��E?��E�n�E��H�E�nP�E����E�n��E���E�n��E� �E�1(�EK�h�E8�p�E\���EA���Ev���E'2�E��@�E9�H�E����EB���E����EZ���EH�(�E̼0�Ex�p�E�x�E����EB���EЃ�E|��E��H�EcbP�E ���E����EH���E����Ep� �E�.(�E��h�E»p�E����E���EЄ��E��E�@�E!�H�E0���EE��E`���EZ���E��0�EB�8�E��x�E���E؅��EM��Eѕ�E��E�`�E�.h�E0���ER���E`���E0o��E��8�E";@�E؆��Eko��E���Eۼ��EH�@�E�oH�E����E�o��E����E]���E���E�o �E��`�E�oh�E0���Eo���E0��Ez��Eh�H�E�.P�E����E����E���E׍��E0� �E��(�Ep�h�Ej�p�E����E����E(���E���E��@�E��H�E���E����Eh���E����E���E� �E�`�Ez�h�EH���E�.��E����E׍��E�8�Ej�@�E(���E����E����E����E ��E���E��X�E��`�E����E����EP���E���E��@�Ez�H�E���E�.��E(���E����E`��Ee� �E`�`�E׍h�E����E����EА��Ej���E�8�E��@�Ex���E����E���E����E8��E���E��X�E��`�Eؒ��E���E��E�Q�EP�H�Ev�P�E����EZ��E����E-p��EГ(�E��0�E����E'W��E���E�J��E� �E
�(�E*�0�E@�`�E �Eh�E��>��E����E0���E����E����E����E����Ep���E@���E����E����E���E��Ep��Ep��E �@�E7�H�ET�P�E\���E �E��E��>��E����E0���E����E����E����E����Ep���E@���E���E���E��E�(�Ep�0�Ep�8�E �`�Ea�h�E~�p�Ex���E �E��E��>��E����E0���E����E����E����E���Ep��E@��E�� �E��0�E�8�E�H�Ep�P�Ep�X�E ���E����E����E����E �E��E��>��E����E0��E���E���E���E��(�Ep�0�E@�8�E��@�E��P�E�X�E�h�Ep�p�Ep�x�E ���E����EҖ��E�u��E �E��E��>�E���E0� �E��(�E��0�E��8�E��H�Ep�P�E@�X�E��`�E��p�E�x�E���Ep���Ep���E ���Eߖ��E����Ev�E �E�E��> �E��8�E0�@�E��H�E��P�E��X�E��h�Ep�p�E@�x�E����E����E���E���Ep���Ep���E ���E	���E&���E!v �E �E(�E��>@�E��X�E0�`�E��h�E��p�E��x�E����Ep���E@���E����E����E���E���Ep���Ep���E ��E3��EP��E=v@�E �EH�E��>`�E��x�E0���E����E����E����E����Ep���E@���E����E����E���E���Ep���Ep���E � �EJv(�EP�`�Eqvh�Eș��E@F��E���E��E`F��E�v��E��E��E �E�(�E`�E�vh�E ���E�v��Eh���E �E��E�v��E�� �Ew(�E�X�E�E`�EDwh�E����Euw��E���E�w��E��E��E �EHq(�E��`�E%�h�E��E�w��Ex���Ex��E(��E��E �EQx(�E`�X�E �E`�Exxh�E ���E��E��E���E��E��E��E7���E�E��E �Ed�(�EX�E��E`�E��h�E��E �E��E����E��E��E��E���E�E��E �EE�(�EX�E��E`�Er�h�E��E��E��E�x��Eh���E�x��E� �E��(�E`�E��h�E��E��E��E����E��E��E��E+y��EЫ �EAy(�E(�`�E�yh�E`���E�y��E`���E����E �E�(�EX�E��E`�E0�h�E��E��E��E����E��E��E��E����E�E��E �E�(�EX�E��E`�ED�h�E��E��E��E]���Ex���E|���E�0�E��8�E���E����E ���E����EX� �E��(�E����E����Eh���E����E���E���E��X�Em�`�E����Et���Eؗ��E{���E�0�E��8�E�x�E����E,���E����EH��E���Ed�P�E��X�E���E����E���E���E��(�E��0�EИp�E��x�E���Ea���E��Eg��E!�H�E��P�E����E����E��E��E� �E��(�EH���E���Ex��E�E���E���EȴX�E�z`�E���E)���E(��Ep��E`�0�E�V8�E��x�E����Eص��E��E� �E�y(�EH�h�E
zp�E����ED��E<��Eq��EM�P�E��X�E^���E����Eo��E���E��(�E%�0�E��p�ER�x�E����E���E���E*o�E��H�E";P�E���E�@��E��E���EH� �E�(�E(qh�E�zp�E(q��E�.�Ex�F��FȷPF�zXF��F���F`��F�z�F��(F��0FиpF�xF��F�z�FH�F�zF��`F��hF��F��F8��FPN�F`�@F)�HF��F���F0��F��F� F��(F��0F��`F@FhF��>�F���F0��F���F���F���F���Fp��F@��F���F���F��F�Fp�Fp�F �(F0	@F��HF`�xF�F�F���F���F��F��F@FF�F8FF@F
HFxF�F�F��FX��F?��FػF\�F��@F��HFx��F���Fػ�F���F��F��Fx�@F�HFػ�F0��F���Fb��Fx�	F�	F8	F�F@	F��H	FH�x	F�
F�	F���	F���	F���	F�
F��
F��@
F-�H
F���
FH��
F��
Ff
�
F�F�
F�PFLXF8��F5
�F`��F��F��(Fcb0F��pFM
xF���F�
�F��
F�

F��P
F�X
F��
F���
F*��
F�
�
FB�(F�
0F]�pFxFx��F��F�F6F��PFMXF8��Fm�F`��F�F��(F!0F��pF(xF���F/�F�F�FH�HF�PF���F��F���F��F(� F�(FP�hF	pF���F�F���FF�@F��HF���F�i�F���F��F��FZ F��`F�bhF��FL�F'��FO��F?�8F�@FS��F�Q�F8��F�Fh� F��(F��0F�}`F@FhF��>�F���F0��F���F���F���F���F��Fp��F@��F���F���F��F�Fp�Fp�F �(F�	@F�}HFp��F!~�Fh��F���Fh�F��Fh�@F@�HFh��F���Fh��F���Fh�F Fh�@FhHFh��F��Fh��F?~�Fh�F]~Fh�@F{~HFh��F�~�Fh��F�~�Fh�F�~Fh�@F�~HFh��Fu��Fh��F���Fh�FF��@F>HF���F��F���F4��F��Fe�F��@F��HF���F���F���F!�F��FRF��@F�HF���FT�F���Fj�F��F�F��@F�HF���F��F���F��F�� F�� F��@ F��H F��� F|� F�� Fj�� F��!F��!F��@!F��H!F0��!F׀�!F���!F(}�!F��"F�"F��8"F�&F@"F>�H"F���"Fm��"F���"F���"F@�#F��#F@#F�H#F���#F���#F�#F���#F��$F1�$F(�@$FP�H$Fp��$F��$F�$F��$F�%F�%F�@%F�H%F��%F4��%F��%FO��%F��&Fh�&F��@&F��H&F���&F���&F(��&Fx��&FX�'F��'F��P'F��X'F���'F�'�'F
(�'F ��'F+F�'F��>(F��(F0� (F��((F��0(F��8(F��H(Fp�P(F@�X(F��`(F��p(F�x(F��(Fp��(Fp��(F ��(F`
�(F(�(F7(�(F��)F+F)F��> )F��8)F0�@)F��H)F��P)F��X)F��h)Fp�p)F@�x)F���)F���)F��)F��)Fp��)Fp��)F ��)F`
�)FD(�)Fa(�)F�� *F+F(*F��>@*F��X*F0�`*F��h*F��p*F��x*F���*Fp��*F@��*F���*F���*F��*F��*Fp��*Fp��*F ��*F`
+FĊ+F��@+F�H+F���+F
��+F���+F�CF�+F3��+F�,FV�,F��@,F}�H,F���,F���,F���,F@��,F(��,F�AF-Fx�-F��8-F�AF@-F`�H-F���-F���-F���-F��-F0��-F�+A.FJ�.Fh�8.F�?F@.Fv�H.F��x.F >F�.F���.F���.Fό�.F���.F�=F/F�/Fx�8/F�=F@/F��H/FH�x/F�=F�/F��/F��/F�=F�/F'��/F��/F�=F0F=�0F��80F�=F@0FS�H0F���0F���0Fx��0F�=F�0F���0F���0F�=F1Fۍ1F��81F�=F@1F�H1F�x1F�=F�1F3��1F��1F�=F�1F_��1F��1F�=F2F��2F��@2F��H2F���2F���2F��2F��2F�3F��3F
83F�<F@3F*�H3F
x3F�:F�3FY��3F@�3F 9F�3F���3F�4F��4F @4F��H4F�x4F�=F�4F���4F@�4F�=F�4F��4F��4F�=F5F`�5F�85F�=F@5F��H5F0x5F�=F�5F���5F��5F�=F�5F��5Fx6FP�6F�@6Fx�H6F�x6F@8F�6F���6F�6F@8F�6F���6F��6F�=F7F@�7F(87F�=F@7Fh�H7F�x7F�=F�7F���7F@�7F�=F�7F��7F�8F��8F@8Fj�H8F`�8F~��8F��8Fo��8F� 9F�(9F�h9F�p9F8�9F��9Fx�9F/�:F�@:F%�H:F��:F,��:F8 �:F���:Fx (;F3�0;F� p;F<�x;F� �;F׍�;F!<FH�<FH!H<FS�P<F�!�<F���<F�!�<F��<F�!(=F�0=F"�=Fj��=F_��=F~��=Fg� >F�(>F@#h>F�p>Fx#�>F��>F�#�>F/�?F�#@?F%�H?F0$�?F,��?Fp$�?F���?F�$(@F3�0@F�$p@F<�x@F %�@F׍�@FP%AFH�AFx%HAFS�PAF�%�AF���AF�%�AF���AFn((BF׍0BF�(pBF�xBF�(�BF/��BF�(CF[�CF�(HCF��PCF�(�CFy��CF&�CF���CFH&0DF��8DF�&xDF���DF�&�DF���DF'EF��EFP'PEF��XEF�'�EF���EF�'�EF)�EF�1�EFX� FFGF(FF��>@FF��XFF0�`FF��hFF��pFF��xFF���FFp��FF@��FF���FF���FF��FF��FFp��FFp��FF ��FF�
GFf�GF0)@GF�HGFxGF@TF�GF���GFZ�GF�RF�GF�1�GF@*�GF�QFHF��HF�Z8HF�RF@HFޒHHF�[xHF�RF�HF��HF�*�HFQF�HFS��HFp+�HF`PFIF�IF�,8IF`PF@IFL�HIF(.xIFPF�IFq�IF�_�IF`OF�IF��IF�d�IF@NFJFh�JFX/8JF`MF@JF��HJF�/xJF�LF�JF���JF�JF�JF�JF�JF�1KF'KF�1PKF!XKF�1�KF-�KF�1�KF9�KF2(LF30LF�1�LF�2�LF*2�LF�2�LFH2MF�2MFf2`MF�2hMF�2�MF�2�MF�2�MF�2�MF�2@NFB�HNF�}�NF���NF�}�NFe��NF ~OF�� OFP~`OF�2hOF(1�OF�2�OFP1PF��PFx1`PF�hPF��PF/��PF/�QF�QQF�2HQF�1PQFK��QF'2�QF���QF��QF�2(RF�_0RF�2�RF�1�RFK��RF8��RF\�SFA�SFv�XSF'2`SF���SF9��SF���SFB��SF��@TFkHTF�TF��TF�TFY�TFUFb UF`UF3hUFXUpUFs��UF�XF�UF��>�UF���UF0��UF���UF���UF���UF��VFp�VF@�VF�� VF��0VF�8VF�HVFp�PVFp�XVF �hVF0�VF03�VFgU�VF���VF�XF�VF��>�VF���VF0�WF��WF��WF��WF��(WFp�0WF@�8WF��@WF��PWF�XWF�hWFp�pWFp�xWF ��WF0�WFP3�WFvU�WFɕ�WF�XF�WF��>XF��XF0� XF��(XF��0XF��8XF��HXFp�PXF@�XXF��`XF��pXF�xXF��XFp��XFp��XF ��XF0�XFؕ�XFp3YF��YF�48YF�zF@YF�HYF�4xYF�xF�YF)��YF 5�YF�wF�YF_��YF`5�YF�uFZF��ZF�58ZF`tF@ZF��HZF�5xZF�uF�ZF���ZF6�ZF�uF�ZF���ZFZ�ZF�rF[F��[F�Z8[F�rF@[FЖH[F�[x[F�rF�[F���[F�*�[FrF�[F��[F@6�[F�qF\FA�\F�68\F�pF@\F�H\F�7x\FoF�\FV��\F89�\F@mF�\F)	�\F�:�\F@mF]FX	]F�;8]F@mF@]F�	H]F�_x]F�lF�]F�	�]F`�]FlF�]Fq	�]F�d�]F�jF^Fٗ^F8^F iF@^F��H^F=x^F`gF�^F��^F�?�^F�eF�^F���^F�B�^F�cF_F��_F8E8_F bF@_F7�H_F`Hx_F�aF�_Fk��_FK�_F�_F�_F���_F�M`F׍`F�MP`F�X`FN�`F/��`F0N�`F[��`FXN(aF��0aF�N�aF�2�aF�N�aF�2�aF�N bF��(bF�NhbF׍pbFO�bF��bF(O�bF/�cFPO@cF[�HcFxO�cF���cF�O�cF���cF�O(dF׍0dFPpdF�xdFHP�dF/��dF�PeF[�eF�PHeF��PeFQ�eF���eFHQ�eF׍�eFpQ0fF�8fF�QxfF/��fF�Q�fF[��fF�QgF��gFR`gF��hgF8R�gF׍�gFxR�gF��gF�R8hF/�@hF�R�hF[��hF8S�hF���hFxS iF(iF�1hiF'piF�1�iF!�iF�1�iF-jF�1@jF9HjF2�jF3�jF�1�jFB��jF�}(kF��0kF�}pkFe�xkF ~�kF���kFP~lF�2lF�SHlF�2PlF�S�lF�2�lF(1�lF�2�lFP1@mF��HmF�U�mF׍�mF�U�mF��mF�UnF/� nF�U`nF[�hnF�U�nF���nFVoF��oFTHoF׍PoF0T�oF��oFXT�oF/��oF�T pF[�(pF�ThpF��ppF�T�pF׍�pF�TqF[�qFUPqF��XqF8U�qF�2�qF�2rF�QrF0:HrF'2PrF���rF�1�rFK��rF8��rF\�0sFA�8sFv�xsF'2�sF���sF9��sF��tFB�tF��`tF��htF'V�tF���tF'V�tF���tF'V8uF"�@uF'V�uF9��uFA��uFk��uFs�vFR�vFZ�XvF��`vF���vF���vF���vF���vF��0wF"�8wF=V�wF���wFJV�wF���wFJVxF��xFJVXxF��`xFJV�xF��xFaV�xF��xFaV0yF�8yFaVxyF)��yFaV�yF5��yFaVzFA�zFaVPzFM�XzFaV�zFY��zFaV�zF}��zFaV({F��0{FaVp{F��x{FaV�{F���{FaV|F 
|FaVH|Fe�P|FaV�|Fq��|FaV�|FwV�|FaV }F�(}F/�0}F=�`}F��Fh}F��>�}F���}F0��}F���}F���}F���}F���}F��}Fp��}F@��}F���}F���}F��}F�~Fp�~Fp�~F �(~F�@~FK�H~Fg�P~Fu��~F��F�~F��>�~F���~F0��~F���~F���~F���~F���~F��~Fp��~F@��~F��F��F�F�(Fp�0Fp�8F �HF�`F��hF��pF���F��F�F��>�F���F0��F���F���F���F���F��Fp��F@��F�� �F��0�F�8�F�H�Fp�P�Fp�X�F �h�F���F����F���F���F��FȀF��>�F����F0��F���F���F���F�� �F�(�Fp�0�F@�8�F��@�F��P�F�X�F�h�Fp�p�Fp�x�F ���F���F���F���F��F��F�F��>�F���F0� �F��(�F��0�F��8�F��@�F�H�Fp�P�F@�X�F��`�F��p�F�x�F���Fp���Fp���F ���F���F+�ȂFG�ЂFU��F��F�F��> �F��8�F0�@�F��H�F��P�F��X�F��`�F�h�Fp�p�F@�x�F����F����F���F���Fp���Fp���F �ȃF��Fc��F��F�� �F��F(�F��>@�F��X�F0�`�F��h�F��p�F��x�F����F���Fp���F@���F����F����F���F�ȄFp�ЄFp�؄F ��F��F���F���F�@�F��FH�F��>`�F��x�F0���F����F����F����F����F���Fp���F@���F����F��ЅF�؅F��Fp��Fp���F ��F� �F�(�F�0�F��`�F��Fh�F��>��F����F0���F����F����F����F����F�ȆFp�ІF@�؆F���F���F���F��Fp��Fp��F �(�F�@�F�H�F'�P�F5���F��F��F��>��F����F0���F��ȇF��ЇF��؇F���F��Fp��F@���F���F���F��F�(�Fp�0�Fp�8�F �H�F�`�FC�h�F_�p�Fm���F��F��F��>��F��؈F0��F���F���F����F���F��Fp��F@��F�� �F��0�F�8�F�H�Fp�P�Fp�X�F �h�F���F{���F����F����F��FȉF��>�F����F0��F���F���F���F�� �F�(�Fp�0�F@�8�F��@�F��P�F�X�F�h�Fp�p�Fp�x�F ���F���F����F���F��F��F�F��>�F���F0� �F��(�F��0�F��8�F��@�F�H�Fp�P�F@�X�F��`�F��p�F�x�F���Fp���Fp���F ���F���F�ȋF�ЋF��F��F�F��> �F��8�F0�@�F��H�F��P�F��X�F��`�F�h�Fp�p�F@�x�F����F����F���F���Fp���Fp���F �ȌF��F#��F?��FM� �F��F(�F��>@�F��X�F0�`�F��h�F��p�F��x�F����F���Fp���F@���F����F����F���F�ȍFp�ЍFp�؍F ��F��F[��Fw��F��@�F��FH�F��>`�F��x�F0���F����F����F����F����F���Fp���F@���F����F��ЎF�؎F��Fp��Fp���F ��F� �F��(�F��0�F��`�F��Fh�F��>��F����F0���F����F����F����F����F�ȏFp�ЏF@�؏F���F���F���F��Fp��Fp��F �(�F�@�F�H�F�P�F����F��F��F��>��F����F0���F��ȐF��АF��ؐF���F��Fp��F@���F���F���F��F�(�Fp�0�Fp�8�F �H�F�`�F�h�F�p�F+���F��F��F��>��F��ؑF0��F���F���F����F���F��Fp��F@��F�� �F��0�F�8�F�H�Fp�P�Fp�X�F �h�F���F8���FS���F`���F��FȒF��>�F����F0��F���F���F���F�� �F�(�Fp�0�F@�8�F��@�F��P�F�X�F�h�Fp�p�Fp�x�F ���F���Fm���F����F���F��F�F��>�F���F0� �F��(�F��0�F��8�F��@�F�H�Fp�P�F@�X�F��`�F��p�F�x�F���Fp���Fp���F ���F���F��ȔF��ДF��F��F�F��> �F��8�F0�@�F��H�F��P�F��X�F��`�F�h�Fp�p�F@�x�F����F����F���F���Fp���Fp���F �ȕF��F��F��F�� �F��F(�F��>@�F��X�F0�`�F��h�F��p�F��x�F����F���Fp���F@���F����F����F���F�ȖFp�ЖFp�ؖF ��F��F��F'��F4�@�F��FH�F��>`�F��x�F0���F����F����F����F����F���Fp���F@���F����F��ЗF�ؗF��Fp��Fp���F ��F� �FA�(�F\�0�Fi�`�F��Fh�F��>��F����F0���F����F����F����F����F�ȘFp�ИF@�ؘF���F���F���F��Fp��Fp��F �(�F�@�Fv�H�F��P�F����F��F��F��>��F����F0���F��șF��ЙF��ؙF���F��Fp��F@���F���F���F��F�(�Fp�0�Fp�8�F �H�F�`�F��h�F�p�F���F��F��F��>��F��ؚF0��F���F���F����F���F��Fp��F@��F�� �F��0�F�8�F�H�Fp�P�Fp�X�F �h�F���F���F����F���F��FțF��>�F����F0��F���F���F���F�� �F�(�Fp�0�F@�8�F��@�F��P�F�X�F�h�Fp�p�Fp�x�F ���F���F���F�W؜F �G�F/��F�W�F`�G �FJ�(�F0XX�F��G`�Fd�h�F�X��F�~G��F���F�X؝F }G�F���F Y�F`{G �F��(�FpYX�F�yG`�F�h�F�Y��F�wG��F���FZ؞FwG�FP_�F �F�(�F`�F�h�F��F�uG��F&���F[؟F rG�Fy_�F`] �F5�(�F�^X�F�qG`�FF�h�F�_��F�pG��FW���F�_ؠF@pG�F���F�=�F�oG �Fm�(�FX�F�nG`�F}�h�F��F�mG��F����FءFmG�F���F�F�kG �F��(�FX`X�F`jG`�F�h�F8c��F@iG��F���FfآF hG�F��F�h�F�gG �F�(�FWX�F�fG`�F2�h�F�j��F eG��FI���FأF@dG�FZ��F�F�bG �F�_(�FXkX�F�^G`�F�_h�FP��F�ZG��F�_��F(mؤFYG�Fm��F@X �Fw�(�FPmX�F@WG`�F��h�FXY��FUG��F����F8nإF�SG�F���F�n�F�RG �F�(�FX�F@QG`�F�h�F��F PG��Fc`��F�F��F�$�F NG �F�(�FX�F�KG`�F.�h�F��F�IG��FD���FاF`GG�FZ��F�F EG �Fp�(�F`%X�F�BG`�F��h�F`%��F�@G��F����F`%بF@G�F���F`%�F`?G �F�(�Fh&X�F@>G`�F�h�F�n��F<G��F����F�nةF�9G�F��F�F�7G �F"�(�FX�F@5G`�F8�h�Fxo��F3G��FO���FxoتF�0G�Ff��F�o�F�.G �F|�(�F�oX�F@,G`�F��h�F(p��F*G��F����F(pثF�'G�F���F�p�F�&G �F�(�FpqX�F�$G`�F�h�F�q��F�"G��F�`��F�rجF !G�F a�Fs�F`G �F��(�FX�F�G`�Fh�F�s��F�G��F ��F�bحF@G�F1�F�s�F@G �F�s(�FtX�F�G`�F�th�F�t��F�G��F0u��FXuخFG�F�u�F�u�F@G �FFa(�FpvX�F��F`�Fdah�F�v��F�F��FH��FpwدF��F�F`�F�w�F��F �Fv(�F8xX�F�F`�F�h�F�x��F@�F��F���FpyذF��F�F��Fz�F��F �F�(�F`zX�F�F`�F�h�F{��F��F��F��F�{رF �F�F�F|�F �F �F3(�Fp|X�F �F`�FNh�F}��F �F��Fg��F�}زF �F�F~�F(~�F �F �F�(�Fh~X�F �F`�F�h�F��F �F��F���F�سF�F�F��F���F�F �F�(�F`�X�F��F`�Fh�F@���F �F��F*��F�شF��F�F=�F0��F��F �FT(�F�X�F`�F`�Fdh�F���Fs��F��F���F@�8�F�@�Fp���F���F��ȶF�жFЍ�F��F�X�F�`�F0���F���F`��F��F��0�F�8�F��x�F��F���FȸF ��F/�FP�P�F@X�F����FO��F���F]�F�(�Fl0�F �p�Fzx�FP���F�ȺF���F��F��P�F�X�F���F���F��F��FH�(�F�0�Fx���F���F�ȼF��мF�� �F�(�Fȑh�F�_p�F���F?NȽF��FNN�F�P�F"NX�F@���F1N��Fh��F?N�F��(�FNN0�F��p�F"Nx�F���F1N��F��F?N�F8�H�FNNP�Fh���F"N��F���F1N�F�� �F�(�F�h�Fp�F ���F��F`���F�F��@�FH�F���F ��F ���F@��F`� �F�(�F��h�Fp�F����F��F���F�F �@�FH�FP���F ��F����F@��F�� �F�(�FЖh�Fp�F���F��F0���F�F`�@�FH�F����F ��F����F@��F� �F�(�F�h�Fp�F@���F��Fp���F�F��@�FH�FИ��F ��F���F@��F0� �F�(�FX�h�Fp�F����F��Fؙ��F�F�@�FH�FX���F ��F����F@��Fؚ �F�(�F�h�Fp�FP���F��F����F�FЛ@�FH�F���F ��FP���F@��F�� �F�(�F��h�Fp�F���F��F���F�F8�@�FH�F`���F ��F����F@��F' �F�(�F��h�Fp�F���F��F���F�F8�@�FH�F`���F ��F����F���F��(�FC0�F�p�F�x�F0���FJ��Fp��F��F��H�F�P�F���FC��F���F���F@� �F�(�Fp�h�FJp�F����F���FП�F��F�P�FCX�F0���F���F`���F���F��(�FJ0�F����F���F���F���F ��FC�FP�X�F�`�F����F���F����FJ��F�@�F�H�F���F���FP���FC��F���F� �FТ`�F�h�F���FJ��FP��F��F��H�F�P�FУ��FC��F���F���FP� �F�(�F��h�FJp�FФ��F���F��F��F@�P�FCX�Fp���F���F����F���FХ(�FJ0�F���F���F0���F���FX��FC�F��X�F�`�F����F���FЦ�F�.�F��H�FQP�F���F"X��F@���Fu���Fh� �F��(�F��h�F	p�F����FY��F���F`�F�@�FRwH�F0���Fh��FX���Fo��F���F�� �Fw`�F�9h�F���F�9��F���F:��F�8�F�@�F����F���F���F���F8��F��F��X�F`�F���F��F0���F%��F��0�F28�F�x�F@��F8���FN��F���F`�F�P�FqX�F0���F~��F����F���F�(�F�0�F��p�F�x�F���F���FX��F��F��H�F�P�F����F���F���F���F� �F
(�F�h�Fp�Fp���F$��FȬ��F2�F(�@�F@H�F����FJ��F���FZ��Fp��Fk �F��`�F|h�F����F���F����F���F�8�F�@�F���F���F@���F���F���F��F�X�F�`�F����F���F���F���FX�0�F�8�F��x�F���F����F��F��F	�F�P�FX�F���F(��Fp���F5��FȬ(�FC0�F(�p�FQx�F����F[��F��Fk�Fp�H�F|P�F����F���F����F���F�� �F�(�F�h�F�p�F���F���F@���F��Fp�@�F�H�F���F���F���F���FX��F �F�`�Fh�F8���F%��F7��FR��Fh�8�Fc@�F����Fo��F���F���Fp��F��F�X�F�`�F���F���FX��F��F�0�F�8�F8�x�F���F7��F��Fh��F��F��P�F	X�F���FQ��F��F	�F8�0�F"X8�F`�x�Fu���F����F���F���F	�FȳP�FYX�F���F`��F��FRw�F@�(�Fh0�Fh�p�Fox�F����F����F"	�F�9�F6	H�F�9P�FI	��F:��F\	�F��F�� �F�(�F�h�F�p�F8���F���F����F�F�@�FH�F0���F%��F���F2�F��F@ �F8�`�FNh�F����F`��F��Fq��F0�8�F~@�F����F���F��F��F��G�G�XG�`GX��G��G���G��G��0G�8G�xG��G��G
�G�GGp�PG$XGȬ�G2�G(��G@�G��(GJ0G�pGZxGp��Gk�G��G|G��HG�PG���G��G��G��G� G�(G@�hG�pG���G��G��G�G��@G�HG��G��GX��G��G��G� G��`GhG��G	�G��G�G�8G(@Gp��G5�GȬ�GC�G(�	GQ	G��X	G[`	G��	Gk�	Gp��	G|�	G��0
G�8
G��x
G��
G���
G��
G�G�G�PG�XG@��G��Gp��G��G�(G�0G�pG�xGX��G�G�
G
G8�H
G%P
G7�
GR�
Gh��
Gc�
G�� Go(G�hG�pGp��G��G��G�G�@G�HGX��G��G��G��G8�G� G7`G�hGh��G��G���G	�G�@Go	HG���Gt	�G���Gy	�G8�G~	 Gx�`G�	hG���G�	�G��Go	G8�HGt	PGx��Gy	�G���G~	�G�� G�	(G8�hG�	pGx��Go	�G��Gt	G��PGy	XG8��G~	�Gx��G�	�G��(G�	0G���Go	�G8��Gt	�Gx�Gy	G��XG~	`G���G�	�G8��G�	�Gx�@G�	HG���GI��G�~�GS��GGN� G0`G[�hGX�Gj��G��Gc��G�@G�	HG��G�	�G��GI��G�GS� G8�`GN�hG`��G[��G���Gj��G��8G�	@G؀�G�.�G�	�G�	�G�G�	GH�XG�	`G���G�	�G���Gb��G�0GM8G8��G	��G���G'��G��GZ�Gм`G�hG���G��G(��GC�GX�8 G�@ G��� G�� G��� GJ� G� !G�(!G�h!G�p!GH��!GC�!Gx��!G�"G��@"G�H"Gؾ�"GJ�"G��"G��"G8�(#G�0#Gh�p#GCx#G���#G��#Gȿ$G�$G��H$G�	P$G(��$GJ�$GX��$G��$G��(%G�0%G��p%GCx%G��%G��%G�&G�&GH�H&GJP&Gx��&G��&G8��&G��&Gh�0'G�8'Gȿx'G��'G���'G�	�'G�	(G!(G
P(G6X(G*
�(G<
�(G���(GJ
�(GU
()Go
0)Gx
p)G�
x)G�
�)GN
�)G�
*G]�*G�
H*G�
P*G�
�*G�*G���*G�*G) +GF(+GQh+Gnp+Gy�+G��+G��+G�,G �@,G�	H,G��,G!�,G��,G6�,G�-G<
 -GH�`-GJ
h-G�-Go
�-G"�-G�
�-G?8.GN
@.GX�.G]��.Gn�.G�
�.G�/G/G��X/G`/G��/GF�/G��/Gn�/G�00G�80G�x0G��0G���0G�	�0G��1G!1G
P1G6X1G9
�1G<
�1G��1GJ
�1Gh�(2Go
02G��p2G�
x2G���2GN
�2G��3G]�3G�H3G�
P3G(��3G�3GP��3G�3G�� 4GF(4G��h4Gnp4G���4G��4G���4G�5G �@5G�	H5GP��5G!�5G���5G6�5G��6G<
 6G��`6GJ
h6G0��6Go
�6Gh��6G�
�6G��87GN
@7G���7G]��7G��7G�
�7GX�8G8G��X8G`8G���8GF�8G��8Gn�8GX�09G�89G��x9G��9G���9G�	�9GU
:G!:Gr
P:G6X:G�
�:G<
�:G��:GJ
�:G�
(;Go
0;Gh�p;G�
x;G�
�;GN
�;G�
<G]�<G��H<G�
P<G���<G�<G���<G�<G�� =GF(=G�h=Gnp=G0��=G��=G�
�=G�>GP�@>G�9H>Gx��>G�9�>G���>G	�>G��?G
 ?G��`?G!h?G�?G6�?G&@G!@G9H@G6P@GN�@G]��@Ga�@G�
�@G0AG8AG�xAG�AG��AGF�AG�BGnBG�PBG�XBG��BG��BG@��BG]��BG(CG�
0CG2pCGxCGh��CG�CGPDGFDGnHDGnPDG��DG��DG��DG��DG�� EG�	(EGP�hEG!pEG���EG6�EG���EG<
FG��@FGJ
HFG0��FGo
�FGh��FG�
�FG��GGN
 GG��`GG]�hGG��GG�
�GGX��GG�GG��8HG@HG���HGF�HG��HGn�HGX�IG�IG��XIG�`IG���IG�	�IG ��IG!�IGP�0JG68JGx�xJG<
�JG���JGJ
�JG�KGo
KG0�PKG�
XKG`��KGN
�KG���KG]��KG��(LG�
0LG��pLGxLG��LG�LGP�MGFMG��HMGnPMG���MG��MG���MG��MG� NG�9(NGH�hNG�9pNGp��NGx9�NG���NG:OG��@OG�9HOG���OG	�OG���OG
�OG� PG�2(PG@�hPG�2pPGh��PG�2�PG���PG@QG��@QG�2HQG0��QG�2�QG`��QG�QG��RG�2 RG��`RG@hRG��RG�2�RG8�SG�2SGp�PSG�2XSG���SG@�SG��SG�2�SGP�(TG�20TG��pTG�2xTG���TG@�TG��UGZ�UG0�HUG̼PUG`��UG��UG���UGB��UG�� VG|�(VG��hVGcbpVG ��VG���VG���VG��WG�@WG�HWG8��WG��WGh��WG��WG��XG� XG��`XG�hXG���XG��XG(�YG�YG�HYG�PYGX��YG�d�YG�;�YGMd�YG05 ZGpd(ZGX5�ZG�ZGx��ZG
�ZG��[G[G��X[G`[G��[G��[G0��[G"�[G`�0\G-8\G��x\G6�\G���\G?�\G��]G'�]G�P]GHX]GH��]GP�]Gp��]GX�]G��(^G`0^G���^G�Q�^G���^G�B�^G�_Gb�_GP�X_GM`_Gx��_Ge�_G���_G���_G��0`Gh8`Gtx`G��`G��`G��`G�aG�aG�PaG�XaG	�aG$�aG0�aGN�aGZ(bGw0bG�pbG�xbGIe�bG�.�bG �cG�cGp�PcG�XcG���cG��cG��cG��cGX�@dG�HdG���dG��dG��dG��dGx� eGR�(eG��heG�peG(��eG��eG`��eG";fG��@fG�HfG���fG��fG��fGۼ�fG@�(gGV0gGh��gG�gG���gG�gG�� hG(hG��hhG$phG��hG-�hG8��hG8iGh�@iGHiG���iG$�iG���iG-�iG��jG8 jG(�`jGhjGX��jG$�jG���jG-�jG��8kG8@kG���kGB�kG��kGM�kGx�lGzlG��XlGd`lGP��lG2
�lG��mGpmG�HmG�PmG`��mGs�mG���mG�@�mG�(nG��0nG���nG��nG���nG��nGp�oG�oG��XoG�`oG��oG
d�oGX��oG+d�oG��@pG�HpG���pG��pG���pG6�pG�(qGe�0qG8��qG-p�qGГ�qG���qG�� rG�(rG`�hrG�prG���rG��rG���rG�sG�@sG�HsG@��sG)M�sGx��sG��sG��tG	 tG��`tGhtG��tG �tGH��tG*�tG��8uG2@uG���uG=�uGF�uGc�uG��vGqvGzXvG�`vG ��vG��vG�wG�wGH�HwG'WPwGx��wG�J�wG��wGo	�wG��(xGt	0xG��pxGy	xxG��xG~	�xG@�yG�	yGx�HyG�	PyG���yGo	�yG���yGt	�yG �0zGy	8zGX�xzG~	�zG���zG�	�zG��{G�	{G�`{Go	h{G8��{Gt	�{Gp��{Gy	�{G��8|G~	@|G���|G�	�|G��|G�	�|GP� }Go	(}G��h}Gt	p}G���}Gy	�}G���}G~	~G0�@~G�	H~Gh��~G�	�~G���~Go	�~G��(Gt	0G�pGy	xGH��G~	�G���G�	�G��H�G�	P�G����Go	��G(��Gt	�G`�0�Gy	8�G��x�G~	��G����G�	ȁG��G�	�G@�`�Go	h�Gx���Gt	��G���Gy	��G��8�G~	@�G ���G�	��GX�ȃG�	ЃG�� �Go	(�G��h�Gt	p�G���Gy	��G8���G~	�Gp�@�G�	H�G����G�	��G���G� �G� �G�  �G��G(�G��>@�G��X�G0�`�G��h�G��p�G��x�G����Gp���G@���G����G����G���G�ȆGp�ІGp�؆G ��G��G� �G� �G� @�G��GH�G��>`�G��x�G0���G����G����G����G����Gp���G@���G����G��ЇG�؇G��Gp��Gp���G ��G� �G� (�G!0�G!`�G��Gh�G��>��G����G0���G����G����G����G��ȈGp�ЈG@�؈G���G���G���G��Gp��Gp��G �(�G�@�G"!H�G=!P�GJ!��G��G��G��>��G����G0���G��ȉG��ЉG��؉G���Gp��G@���G���G���G��G�(�Gp�0�Gp�8�G �H�G�`�GW!h�Gr!p�G!��G��G��G��>��G��؊G0��G���G���G����G���Gp��G@��G�� �G��0�G�8�G�H�Gp�P�Gp�X�G �h�G���G�!��G�!��G�!��G��GȋG��>�G����G0��G���G���G���G��(�Gp�0�G@�8�G��@�G��P�G�X�G�h�Gp�p�Gp�x�G ���G���G�!��G�!�G�!�G�G�G �G�!(�G`�G"h�GH��G �G��G+"��G�؍G`�G�GB"�G �G["(�G`�Gs"h�G��G�"��G؎G��G�G�"�G0�G�G �G�"(�G`�G�"h�G`��G�"��G�؏G �G�G�"�G(�G`�G �G�"(�GX�G��G`�G#h�G��G&#��G��GȦ�G0#0�G�/8�GF#x�G4���G\#��Gr#ȑG~#�G�#�G�#P�G�#X�G�#��G�d��G�#�G�#�G�(�G�#0�G�p�G�#x�G ��G�#��G`�G�#�G�H�G�#P�G���G�#��G�G�#�G80�G�#8�Gxx�G�#��G���G�#ȕG��G�#�G(`�G�#h�GP��G
$��GP�G$��GP8�G$$@�GP��G1$��GPȗG=$ЗGP�GI$�G�X�GY$`�G���Gi$��G��Gy$�G�0�G�$8�G�x�G�$��G���G�$șG��G�$�G�P�G�$X�G���G�$��G��G�$�G�GX(�G�$0�G�p�G�$x�G���G%��G��G%�G�H�G.%P�G���G=%��G�؜GL%�G� �GV%(�G�h�G`%p�G���Gj%��G���Gt%�G�@�G}%H�G���G�%��GОG�%؞G�G�% �G`�G�%h�G��G�%��G�G�%��G8�G�%@�Gh��G�%��GhȠG&РGh�G&�GhX�G(&`�Gh��G8&��Gh�GH&�Gl&0�GV&8�Gh&x�G|&��G�&��G�&ȢG�&ТG� �G�&(�G�h�G�&p�G���G�&��G���G�&�G�@�G�&H�G���G�&��G�ФG'ؤG0�G' �G0`�G,'h�G0��G<'��G0�GL'��G08�G['@�G0��Gj'��GxȦGx'ЦGx�G�'�GxX�G�'`�Gx��G�'��Gx�G�'�Gx0�G�'8�G�x�G�'��G���G�'ȨG��G�'�G�P�G�'X�G���G(��G��G�$�G�(�G�$0�G�p�G�$x�G���G�$��G��G�$�G�H�G�$P�G���G�$��G@��GXثG�$�G� �G�$(�G�h�G%p�G���G%��G���G.%�G�@�G=%H�G���G(��G���G�ЭG�%حGP�G�% �GP`�G�%h�GP��G�%��GP�G�%��GP8�G�%@�GP��G"(��GP��G�ȯG�%ЯG��G�%�G�X�G&`�G���G&��G��G(&�G�0�G8&8�G�x�G0(��G���G0��GH&ȱGl&�GV&�Gh&P�G|&X�G�&��G�&��G�&��G��G���G�(�G��0�G�p�G?(x�G���G`(��G( �GE(�GX �GN(H�GH&P�Gl&��GV&��Gh&شG|&�G�& �G�&(�G�&0�G���Gf(��G�(��Gx���G@�GȵG��>�G����G0��G���G���G���G��(�Gp�0�G@�8�G��@�G��P�G�X�G�h�Gp�p�Gp�x�G ���G�(��G�(��G���G@�G�G��>�G���G0� �G��(�G��0�G��8�G��H�Gp�P�G@�X�G��`�G��p�G�x�G���Gp���Gp���G ���G�(ȷG�(зG�u�G@�G�G��> �G��8�G0�@�G��H�G��P�G��X�G��h�Gp�p�G@�x�G����G����G���G���Gp���Gp���G ��G�(�G�(�Gv �G@�G(�G��>@�G��X�G0�`�G��h�G��p�G��x�G����Gp���G@���G����G����G���G�ȹGp�йGp�عG ��G)�G!)�G!v@�G@�GH�G��>`�G��x�G0���G����G����G����G����Gp���G@���G����G��кG�غG��Gp��Gp���G � �G.)(�GI)0�G=v`�G@�Gh�G��>��G����G0���G����G����G����G��ȻGp�лG@�ػG���G���G���G��Gp��Gp��G �@�GqvH�Gșx�G��G��G���G��G�G��G�vȼG��G��G�G��G�*@�GJvH�G+��G�v��G ���G�vȽGh���G@�G�G�v�G��@�GwH�G�x�G �G��GDw��G����GuwȾG��G�w�G�8�G��G@�GHqH�G����G%���G��G�wȿGx��Gx�G(�8�G��G@�GQxH�G`�x�G@�G��Gxx��G ���G��G��G��G��G��G�G7��GV)8�G��G@�Gd�H�GV)x�G��G��G����GV)��G��G��G���GV)��G��G�G���GV)8�G��G@�G�H�GV)x�G��G��GE���GV)��G��G��Gr���GV)��G��G�G�x�G@+@�G�xH�Gh���G�x��G���G�x��GH-�G���GȾ8�G��G@�G+yH�G�/��GAy��G�0��Gsy��G 4�G�y�G`�@�G�yH�G`���G����G�6��G���Go)��G��G�G0��Go)8�G��G@�G^�H�Go)x�G��G��G����Go)��G��G��G����Go)��G��G�G���Go)8�G��G@�G�H�Go)x�G��G��GD���Go)��G��G��G]���Gx��G|��G�P�G��X�G���G����G�)��G����G�)0�G��8�G�)x�G����G�)��G����G�)�G���G�)P�G��X�G�)��G����G�)��G����G*(�Ga�0�G*p�Gg�x�G.*��Gm���G?*�Gt��GQ*H�G{�P�Gc*��G����Gu*��G����G�* �G��(�G�*h�G��p�G�6��G����G�6��G��G7@�G��H�G87��G���G`7��G��G�70�G��8�G�7x�G�z��G�7��G)���G(��Gp��G`�P�G�VX�G����G����Gص��G���G�@�G�yH�GH���G
z��G����GD���G<�(�Gq�0�GM�p�G��x�G^���G����Go��G���G��H�G%�P�G����GR���G����G���G�� �G*o(�G��h�G";p�G���G�@��G���G���GH�@�G�H�G 8��G�z��G 8��G�.��GH8(�G��0�G�8p�G�*x�G�8��G�z��G89�G���G�9H�G�zP�G�9��G����G :��G���Gh: �G�*(�G�:h�G�zp�G;��G�z��Gx;�G���G�H�G�P�G8���GPN��G`���G)���G�;(�G��0�G0�p�G�x�G���Gc>��G}>��G���G��G�G��> �G��8�G0�@�G��H�G��P�G��X�G��h�Gp�p�G@�x�G����G����G���G���Gp���Gp���G ���G0
��G����G`��G��G �G��(�G�>`�G�h�G���G@�G��G�>��G��G�>��G �G�>(�G`�G�>h�G��G�>��G��G��G��G���G�G`�G �G
(�GX�G`�G`�G�>h�G?��G?��G.?��GH?��G�G �G �G�(�GX�G �G`�G��h�GH���G`�G��G_?��G��Gt?��G �G�?(�G`�G�?h�G��G�?��G��G�?��G �G�?(�G`�G@h�G��G3@��G��GL@��G �G<(�G��`�G8<h�G���Gg@��G����G�@��G�� �G�@(�G�`�Gf
h�G���GL��G8���G5
��G`�8�G�@�G����Gcb��G����GM
��G�� �G�
(�G��h�G�
p�G����G���G���G���G*�@�G�
H�GB���G�
��G]���G��Gx� �G&(�G`<h�Gi�p�G�<��G�@��G�<��G���G�<@�G��H�G�@��Gl��G=��G�@��G8=�G� �Gp=`�G6h�G�=��GM��G8���Gm��G`�8�G(@�G����G��G����G/��G��G!�G��`�G�h�GH���G���G����G���G��8�G�@�G(���G���GP���G	��G���G�G��X�G�C`�G�@��GA��G�=��G#A��G�=@�G��H�G����G�i��G����G���G���GZ �G��`�G�bh�G���GL��G'���GO���G?�8�G�@�GS���G�Q��G8���G4A��G>�G���G@>`�G�`h�G�`p�G�`��G��G��G��>��G����G0���G����G����G����G���Gp��G@��G�� �G��0�G�8�G�H�Gp�P�Gp�X�G �h�G�
��G�`��G�`��G�`��G��G��G��>��G����G0��G���G���G���G��(�Gp�0�G@�8�G��@�G��P�G�X�G�h�Gp�p�Gp�x�G ���G�
��G�`��G�W��G�wH��Ga��G�W�G vH �G!a(�G0XX�G�wH`�G<ah�G�X��G vH��GXa��G�X��G�wH��Gsa��G Y�G vH �G�a(�GpYX�G vH`�G�Ah�G�Y��G�wH��G�a��G�G�uH�G�a�G�G�tH �G�a(�G`�G�ah�G��G�A��G�Gb�G �G�A(�G`�G�Ah�G��GB��G�Gb�G �G@B(�G`�G7bh�G��G�rH��GLb��G�G�qH�Gdb�G�G@oH �Gzb(�GX�G@mH`�G�bh�G�_��G�lH��G�b��G�=�GlH�G�b�GX`�G�jH �G�b(�G8cX�G�iH`�G�bh�Gf��G�hH��Gc��G�h�GhH�G*c�G�G�fH �G;c(�GX�G�dH`�GMch�G��G@dH��G^c��G�Gyc�G �G`B(�G`�G�ch�G��G�c��G�G�c�G8n�G cH �G�c(�G�nX�GbH`�G�ch�G��G�`H��Gd��G�G`_H�G0d�G �GFd(�GX�G�^H`�G�Bh�G��G�]H��Gdd��G�G~d�G �G�d(�G`�G�dh�G��G�d��G�G�d�G H�d(H`HehH�H$e�H�p�H�\H�H<e�HpqH�ZH HNe(H�qXH�XH`HeehH�r�HWH�Hxe�Hs�H@UH�H�B�HtH�SH H�B(H�tXH�QH`H�BhHXu�HPH�H C�H�u�H@NH�H�e�H H�e(H`H�ehH�H`MH�H�e�H�H�LH�H�e�HH�KH Hf(HXH�JH`HHChH�HpC�H�H�C�H Hf(H`H7fhH�HOf�H�H�C�H H�C(H`HefhH�H}f�H�H JH�H�C�HH�IH HD(HXH�HH`H�fhH�H@FH�H�f�H�H�DH�H�f�HH�BH H0D(HXH�AH`HPDhH�H@AH�H�f�H�H�?H�H�f�H	H�>H 	Hg(	HX	H>H`	HpDh	H�	H`=H�	H�D�	H�	H�<H�	Hg�	H
H�;H 
H*g(
HX
H;H`
HBgh
H�
H :H�
H�D�
H�
H�9H�
H�D�
HH�8H HXg(HXH8H`HpghHpw�H�6H�H�g�H�w�H�4H�H�g�H8xH3H H�g(H�xXH@1H`H�ghHpy�H�/H�H�g�Hz�H�-H�Hh�H`z
H,H 
Hh(
H{X
H�*H`
H5hh
H�{�
H )H�
HNh�
H|�
H 'H�
Heh�
Hp|H %H H�h(H}XH #H`H�hhH�}�H !H�H�h�H(~�H H�H�h�Hh~H H H�h(HXH H`H�hhH��HH�Hi�H���H�H�H0i�H`�H�H HKi(H@�XH H`HfihH�H@H�H�D�H�H`H�HE�HH�H H8E(HXH�H`H�ihH�H�H�HXE�H�H�H�Hѝ�HxE(Hڝ0H�EpH�xH�E�Hѝ�H�EHڝHFPH�XH@F�Hѝ�HhF�Hڝ�H�F0H�8H�F�Hѝ�H�F�Hڝ�H GH�HHG`H�nhHpG�H�n�H�G�H�n�H�G@H�nHHH�H�n�HPH�H�n�H�H H�(HȑhH�_pH��H?N�H�HNNH�PH"NXH@��H1N�Hh��H?N�H��(HNN0H��pH"NxH��H1N�H�H?NH8�HHNNPHh��H"N�H���H1N�H�� H�(H�hHpH ��H�H`��HH��@HHH��H �H ��H@�H`� H�(H��hHpH���H�H��HH �@HHHP��H �H���H@�H�� H�(HЖhHpH��H�H0��H H`�@ HH H��� H � H��� H@� H� !H�(!H�h!Hp!H@��!H�!Hp��!H"H��@"HH"HИ�"H �"H��"H@�"H0� #H�(#HX�h#Hp#H���#H�#Hؙ�#H$H�@$HH$HX��$H �$H���$H@�$Hؚ %H�(%H�h%Hp%HP��%H�%H���%H&HЛ@&HH&H��&H �&HP��&H@�&H�� 'H�('H��h'Hp'H��'H�'H��'H(H8�@(HH(H`��(H �(H���(H@�(H' )H�()H��h)Hp)H��)H�)H��)H*H8�@*HH*H`��*H �*H���*H��*H��(+HC0+H�p+H�x+H0��+HJ�+Hp�,H�,H��H,H�P,H��,HC�,H��,H��,H@� -H�(-Hp�h-HJp-H���-H��-HП.H�.H�P.HCX.H0��.H��.H`��.H��.H��(/HJ0/H���/H��/H��/H��/H �0HC0HP�X0H�`0H���0H��0H���0HJ�0H�@1H�H1H��1H��1HP��1HC�1H��2H� 2HТ`2H�h2H��2HJ�2HP�3H�3H��H3H�P3HУ�3HC�3H��3H��3HP� 4H�(4H��h4HJp4HФ�4H��4H�5H�5H@�P5HCX5Hp��5H��5H���5H��5HХ(6HJ06H��6H��6H0��6H��6HX�7HC7H��X7H�`7H���7H��7HЦ8H�.8H�HH8H�iP8H�H�8H�i�8H(I�8H�i�8HhI(9H�i09H�I�9H�i�9HJ�9H�i�9HhJ :H�.(:H�Jh:H�ip:H�J�:H�i�:H K;H�.;H`KH;H�iP;H�K�;H�i�;H�K�;H�.�;HL(<H�i0<H(Lp<H�ix<H`L�<H�i�<H�L=H�i=H�L`=H�ih=H(M�=H�i�=HpM>H�l>H�wH>H�lP>H�w�>H�i�>H0x�>H���>H�M(?H�0?H�M�?H�.�?H�M�?H�i�?HN@H�i@H@NX@H�i`@H�N�@H�i�@H�N�@H�i�@H�N@AH�iHAH(O�AH�i�AH�O�AH�i�AH�O(BH�i0BH(P�BH�.�BHxP�BH�i�BH�PCH�iCH�PXCH�i`CH Q�CH�i�CHXQ�CH�i�CH�Q0DH�i8DH�Q�DH�.�DHR�DH�i�DH(REH�iEHhRXEH�i`EH�R�EH�i�EH�R�EH�i�EHS@FH�.HFHPS�FH�i�FHpS�FH�i�FH�SGH�i GH�S`GH�ihGH�S�GH�i�GHT�GH�i�GHT8HH�i@HHHT�HH�i�HHHT�HH�i�HHxT(IH�i0IH�T�IH�i�IHU�IH�i�IHPU JH9�(JH�UhJH[�pJH�U�JHѝ�JHVKHڝKH0VPKH�XKHPV�KHѝ�KH�i�KHڝ�KHj0LH�8LH9j�LHѝ�LHpV�LHڝ�LH�VMH�MH�V`MHѝhMH�V�MHڝ�MHW�MH��MH8W@NHo	HNH���NHt	�NH���NHy	�NH8�OH~	 OHx�`OH�	hOH���OH�	�OH��PHo	PH8�HPHt	PPHx��PHy	�PH���PH~	�PH�� QH�	(QH8�hQH�	pQHx��QHo	�QH��RHt	RH��PRHy	XRH8��RH~	�RHx��RH�	�RH��(SH�	0SH���SHo	�SH8��SHt	�SHx�THy	TH��XTH~	`TH���TH�	�TH8��TH�	�THx�@UH�HUH���UH��UH(��UHC�UHX�VH� VH��`VH�hVH���VHJ�VH�WH�WH�HWH�PWHH��WHC�WHx��WH��WH�� XH�(XHؾhXHJpXH��XH��XH8�YH�YHh�PYHCXYH���YH��YHȿ�YH��YH��(ZH�	0ZH(�pZHJxZHX��ZH��ZH��[H�[H��P[HCX[H��[H��[H��[H��[HH�(\HJ0\Hx��\H��\H8��\H��\Hh�]H�]HȿX]H�`]H���]H�n�]H`W�]H�n�]H�W0^H�n8^H�W�^H�n�^HX�^H�n�^H@X_H�n_HxX`_H�2h_H@��_H�2�_Hh��_H�2�_H��8`H@@`H���`H�2�`H0��`H�2�`H`�aHaH��XaH�2`aH���aH@�aH�bH�2bH8�HbH�2PbHp��bH�2�bH���bH@�bH� cH�2(cHP�hcH�2pcH���cH�2�cH���cH@dH��@dH��HdH�X�dHVj�dH�X�dH�.�dHY(eH[j0eH8YpeHR�xeHxY�eH0o�eH�YfHkjfH8YHfH";PfH�Y�fHko�fHZ�fH�.�fH8Z(gH[j0gH8ZpgH*oxgHpZ�gHۼ�gH�ZhHhH��HhHPhH���hH�hH���hH$�hH�0iH-8iH8�xiH8�iHh��iH�iH��jH$jH��PjH-XjH���jH8�jH(��jH�jHX�(kH$0kH��pkH-xkH���kH8�kH��lH
dlHX�HlH+dPlH���lH��lH���lH��lH��@mH�jHmHnj�mH�j�mH�j�mH�Q�mH�jnH�j nH�j`nH�jhnH�j�nHk�nH�j�nHk�nHk@oHkHoH�Z�oH%k�oH[�oH-k�oH0[pH5k pH`[`pH=khpH�[�pHEk�pH�[�pHMk�pH�[8qHUk@qH \�qH�Q�qHP\�qH]k�qHekrHʤrH�kXrH¤`rH�k�rHk�rHp\�rH%k�rH�\0sH-k8sH�\xsH5k�sH]�sH=k�sH0]tHEktH`]PtHMkXtH�]�tHUk�tH�]�tH'W�tH�](uH�J0uH�k�uH'W�uH�]�uH�J�uH�k vHo	(vH^hvHt	pvHH^�vHy	�vH�^�vH~	wH�^@wH�	HwH�^�wH�	�wH(_�wHo	�wH`_(xHt	0xH�_pxHy	xxH�_�xH~	�xH�_yH�	yH `HyH�	PyHP`�yH��yH��yH��yH}H�yH��>zH��zH0� zH��(zH��0zH��8zH��HzHp�PzH@�XzH��`zH��pzH�xzH��zHp��zHp��zH ��zH�
�zH��zH<��zHK�{H}H{H��> {H��8{H0�@{H��H{H��P{H��X{H��h{Hp�p{H@�x{H���{H���{H��{H��{Hp��{Hp��{H ��{H�
�{HZ��{Hw��{H�� |H}H(|H��>@|H��X|H0�`|H��h|H��p|H��x|H���|Hp��|H@��|H���|H���|H��|H��|Hp��|Hp��|H ��|H�
}H��}H�W8}H<I@}H��H}H�Wx}H@:I�}H̽�}H0X�}H<I�}H��}H�X�}H@:I~H�~H�X8~H<I@~H�H~H Yx~H@:I�~H:��~HpY�~H@:I�~H(l�~H�Y�~H<IHV�H�48H 9I@Hr�HHHl�H���H�H���HPm�H���Hxm@�H��H�H�_x�H�8I��HѾ��H�=��H�7I��H�ȀHX`��H�6I�H��H8c8�H�5I@�H�H�Hfx�H�4I��H7���H�h��H�3I��HR�ȁH�m��H�1I�Hm��H�m8�H 0I@�H��H�H8nx�H/I��H����H�n��H�-I��H��ȂH��H`,I�HԿ�H8�H@+I@�H�H�H��H���H8n��H@)I��H �ȃHhn��H@'I�H8��H8�H@%I@�HL�H�H�nx�H@#I��Hh���H�n��H@!I��H��ȄHXo��H@I�H���H�o8�H@I@�H��H�Hpx�H I��H���HHp��H I��H�ȅH�p��H I�H���H8�H@I@�H�H�Hx�H@I��H%���H�p��H@I��H>�ȆH0r��H@I�H�s�H�s8�H`I@�HW�H�Hx�H`I��Ho���H��H��ȇH��H`I�H���H8�H`
I@�H��H�H�sx�H I��H���H t��H�I��H�ȈHXt��H@I�H���H8�HI@�H�H�H�tx�HI��H&���H0r��H�H��H=�ȉH�u��H�H�HV��H�u8�H�H@�Ho�H�H wx�H�H��H����H w��H�H��H��ȊH��H��H�H���H8�H��H@�H��H�H�px�H��H��H����Hpq��H��H��H��ȋH�q��H��H�H��H�r8�H �H@�H$�H�Hsx�H`�H��H�w��Ht��H��H��H�wȌH�t��H��H�Hx�HXu8�H �H@�H8xH�H�ux�H`�H��H9���H`x��H �H��HP�ȍH�x��H�H�Hi��H0y8�H��H@�H��H�Hhyx�H��H��H����H��H��H��H��ȎH�z��H��H�H���H{8�H`�H@�H({H�HP{x�H��H��H�{��H�{��H��H��H |ȏHH|��H��H�H���H@�H
�H�H��H)���H�|��H`�H��H@�ȐH}��H �H�H\��Hhy8�H��H@�Hv�H�Hx�H��H��H8}��HX}��H��H��H�}ȑH�}��H��H�H���Hpw8�H �H@�H��H�H�wx�H`�H��H����H8x��H��H��H��ȒH�x��H�H�H���Hpy8�H �H@�H�H�Hzx�H`�H��H%���H`z��H��H��H?�ȓH{��H��H�HW��H�{8�H��H@�Hp�H�H|x�H��H��H����Hp|��H��H��H��ȔH}��H��H�H���H�}8�H��H@�H��H�H(~x�H��H��H����Hh~��H��H��H�ȕH��H��H�HX~�H�~8�H��H@�H�~H�H�~x�H��H��H���H8��H6�ȖH���H��H�HQ��H��8�H��H@�Hl�H�H`�x�H`�H��H����H@���H��H��H��ȗH���H�H�H���H��8�H@�H@�H��H�H؂x�H��H��H����H���H��H��H�ȘH���H/��H�P�HO�X�H5���H����HQ��H���Hm�(�H�0�H����H���H��ȚH/�КH���HO��H��X�H��`�H����H����H��H��H5�@�H�H�HR���H/���Hm�МHO�؜H���H�� �H��`�H��h�H����H���H���H��H��H�H/�P�H���HO���H2�؞H���HO� �H��(�Hl�h�H�p�H����H�ȟHȑ�H�_�H�`�H?Nh�H���HNN��H��H"N��H@�8�H1N@�Hh���H?N��H��ȡHNNСH���H"N�H�X�H1N`�H���H?N��H8��HNN�Hh�0�H"N8�H��x�H1N��H����H��ȣH0��H���H`�P�H��X�H����H����H���H���H�(�H��0�H �p�H"�x�H����H��ȥHP��H���H��P�HR�X�H����H���H��H���H�(�H��0�H@�p�H"�x�H	���H�ȧH��H�H �P�HX�H`���H��H���H�H�(�H 0�H �p�H@x�H`���H�ȩH���H�H��P�HX�H���H��H ��H�HP�(�H 0�H��p�H@x�H����H�ȫHЖ�H�H�P�HX�H0���H��H`��H�H��(�H 0�H��p�H@x�H���H�ȭH��H�H@�P�HX�Hp���H��H���H�HИ(�H 0�H�p�H@x�H0���H�ȯHX��H�H��P�HX�Hؙ��H��H��H�HX�(�H 0�H��p�H@x�Hؚ��H�ȱH��H�HP�P�HX�H����H��HЛ�H�H�(�H 0�HP�p�H@x�H����H�ȳH���H�H�P�HX�H���H��H8��H�H`�(�H 0�H��p�H@x�H'��H�ȵH���H�H�P�HX�H���H��H8��H�H`�(�H 0�H����H���H��ȷHCзH��H��H0�X�HJ`�Hp���H���H���H��H�0�HC8�H�x�H���H@���H�ȹHp��HJ�H��`�H�h�HП��H���H��HC��H0�8�H�@�H`���H���H��ȻHJлH�� �H�(�H�h�H�p�H ���HC��HP���H��H��@�H�H�H����HJ��H��H��H�(�H�0�HP�p�HCx�H����H���HТ�H��H�H�HJP�HP���H���H���H��HУ0�HC8�H�x�H���HP���H��H���HJ�HФ`�H�h�H���H���H@��HC��Hp�8�H�@�H����H���HХ��HJ��H� �H�(�H0�h�H�p�HX���HC��H����H��H��@�H�H�HЦ��H&���Hp���H.���H��0�H��8�H�x�H����H0���H6���Hp��H>��H��P�H��X�H���H����H0���H&���Hp�(�H.�0�H��p�H��x�Hp���H6���H��H>��H0�H�H��P�Hp���H&���H����H.���H؋0�H��8�H�x�H����H(���H6���HP��H>��Hx�P�H��X�H����H����HȌ��H&���H�(�H.�0�H�p�H��x�H@���H����Hh��H6��H��H�H>�P�H����H����H���H����H� �H��(�H0�h�H��p�HX���HR���H����H���H��@�H�H�HЎ��H����H����H����H ��H�� �HH�`�H&�h�Hp���H.���H����H����H��8�H��@�H���H6���H���H>���H8��H���H`�X�H��`�H����H����H����H����H�0�HR�8�H �x�H����HX���H���H���H���HȑP�H��X�H���H����H8���H����Hp�(�HR�0�H��p�H��x�H���H���H0��H���Hp�H�H��P�H����H����H���HR���H0�0�H��8�Hp�x�H���H����H����H��H���H0�`�HF�h�Hp���HW���H����Hh���Hp�8�Hy�@�H����H����H����H����H��H���H�X�H��`�HH���H����Hx���H����H��0�H��8�Hؖx�H����H���H����H8��H���H`�P�HR�X�H����H����H����H���Hؗ(�H��0�H�p�H��x�H(���H����HP��H���Hx�P�HR�X�H����H����HȘ��H���H�(�H��0�H�p�H��x�H@���H����Hh��H���H��P�HR�X�H����H����H���H���H�(�H��0�H0�p�H��x�HX���H����H���H���H��H�H	�P�H����H���H����H���H�� �H��(�H��h�H��p�HК��HR���H����H���H �@�H�H�HH���H����Hp���H����H���H�� �H��`�Ho	h�H����Ht	��H����Hy	��H8�8�H~	@�Hx���H�	��H����H�	��H�� �Ho	(�H8�h�Ht	p�Hx���Hy	��H����H~	�H��@�H�	H�H8���H�	��Hx���Ho	��H��(�Ht	0�H��p�Hy	x�H8���H~	��Hx��H�	�H��H�H�	P�H����Ho	��H8���Ht	��Hx�0�Hy	8�H��x�H~	��H����H�	��H8��H�	�Hx�`�H�h�H����H���H(���HC��HX�8�H�@�H����H���H����HJ��H� �H�(�H�h�H�p�HH���HC��Hx���H��H��@�H�H�Hؾ��HJ��H���H���H8�(�H�0�Hh�p�HCx�H����H���Hȿ�H��H��H�H�	P�H(���HJ��HX���H���H��(�H�0�H��p�HCx�H���H���H��H��HH�H�HJP�Hx���H���H8���H���Hh�0�H�8�Hȿx�H���H����H(���H��H3��H�P�H=�X�H0���HA���HP���HE���Hp�(�HqW0�HI���Hd���H���Hm��H���Hu��H�X�H~�`�H���H����H@��H���Hh�H�H��P�H����H����Hȝ�H���H�� �H��(�H(�h�H��p�HX���H����H���H���H��H�H��P�H���H����H��H���HH� �H��(�Hx�h�H��p�H����H����H؟�H���H�H�H��P�H@���H����Hx��H���H�� �H��(�H�h�H��p�H ���H����HX��H���H��H�H��P�Hȡ��H����H��H���H8� �H��(�Hp�h�H��p�H����H����H��H���H�H�H��P�HP���H����H���H���H�� I��(I��hI��pI0��I���Ih�I��I��HI��PIؤ�I���I��I���IH� I��(I��hI��pI���I���I�I��I��HI��PI���I��I(��I'��IP� I8�(Ix�hII�pI���Ij��IZ��I~�In�@I�.HI���I���IȦ�I���I�I�� I0�`I��hIX��I���I���I���Iȧ8I��@I���I���I(��I���IX� I�(I��hI�pI���I��I��I�	I�@	I-�H	I@��	I7��	Ip��	I;��	I��
ID� 
Iȩ`
I�.h
I��
IL��
I ��
IV��
IX�8I^�@I���Ii��I�I��I�I��I`�`I��hI���I���I���I���I�8
I��@
I��
I���
I���
I���
I��I��I��`IV�hI8��I���Ip��I���Ip�8I��@Ip��I��Ip��I��Ip�I��I��`I�.hI$��I>��IЬ�IE��I��@I��HI ��I���I`��I���I��I�� I�`I��hI ��I���I`��I���I��@I��HI��I���I ��I���I`�I�� I��`I��hI��I���I ��I���I`�@IL�HI���IT��I���Ib��I�Ip� Iy�`I��hIy��I���I��I���I8�@I��HIX��I���I���I���I�� I��(I�hI��pI��I���IH��I��Ix�@I��HI���I���Iز�I���I� I��(I8�hI��pIh��I���I���I��Iȳ@I��HI���I���I(��I���IX� I��(I��hI��pI���I���I��I��I �@I��HIP��I���Ix��I���I��I�� Iȵ`I��hI��I���I��I���I@�@I��HIh��I���I���I���I�� I��  I�` I��h I�� I��� I0�� I��� IX�@!I��H!I���!I���!I���!I���!I��"I�� "I�`"I��h"I��"I���"I ��"I���"I�@#I��H#I@��#I���#I`��#I���#I��$I�� $I��`$I��h$I���$I���$I��$I���$I&�@%ID�H%I��%IV��%I0��%Ie��%Ih�&It� &I��`&I��h&Iع�&I���&I��&I���&I@�@'I��H'I���'I���'I���'I���'I��(I�� (I�`(I��h(I$��(I���(IB��(I���(I`�@)I��H)I}��)I���)I���)I���)I��*I�� *I��`*I��h*I���*I���*I��*I���*I1�@+I�2H+I@��+I�2�+Ih��+I�2�+I��,I@ ,I��`,I�2h,I0��,I�2�,I`��,I�,I��8-I�2@-I���-I@�-I��-I�2�-I8�(.I�20.Ip�p.I�2x.I���.I@�.I�/I�2/IP�H/I�2P/I���/I�2�/I���/I@�/I�� 0I��(0Ip�h0I	�p0I���0I��0I���0IN�1I�@1IW�H1I��1I`��1I8��1Ii��1I`�(2Iw�02I��p2I��x2I���2I���2I��3I��3I��H3I/�P3I���3I��3I��3I�3I��(4I04I���4I�4I���4I$�4I�5I-5I8�X5I8`5Ih��5I�5I���5I$�5I��06I-86I��x6I8�6I(��6I�6IX�7I$7I��P7I-X7I���7I8�7I���7I
d�7IX�(8I+d08I���8I��8I���8I��8I�� 9IO�(9IP�h9I��p9Ix��9I"��9I���9I�:I��@:Io	H:I^�:It	�:IH^�:Iy	�:I�^;I~	 ;I�^`;I�	h;I�^�;I�	�;I(_<Io	<I`_H<It	P<I�_�<Iy	�<I�_�<I~	�<I�_ =I�	(=I `h=I�	p=IP`�=Ir��=I���=I�}>I�>I>I��> >I��8>I0�@>I��H>I��P>I��X>I��`>I�h>Ip�p>I@�x>I���>I���>I��>I��>Ip��>Ip��>I ��>IP�>I�}�>Ip� ?I��(?I`?I��h?I�?I���?I�?I���?I @IO�(@I��`@Ih�h@I���@I���@I���@I���@I(� AI|(AI�`AI��hAI���AI���AI0��AI׀�AI�� BI��(BI`BI(}hBI���BI��BI��BIX�BI�� CI�(CI��`CI�hCI���CI��CI�CI>��CI�� DIm�(DI��`DI��hDI@��DI��DI��DI��DI� EI�(EI�`EI4�hEI��EI��EI�EI��EI��FI FI FIx�(FIX�hFI��pFI���FI���FI��GI��GI��GI��@GI HIHGI��>`GI��xGI0��GI���GI���GI���GI���GIp��GI@��GI���GI���GI��GI��GIp��GIp��GI �HI  HI�(HI �XHI�JI`HI"�hHIh��HIo��HI���HI@JI�HI
��HIII`II II��(II�<`II�hII�II*��II�II1��II@JI��HJI���JIN��JI8��JI\��JI8�0KIe�8KIM�xKIn��KIe��KIw��KI}� LI(LI*0LI7`LI�OIhLI��>�LI���LI0��LI���LI���LI���LI���LIp��LI@��LI���LI���LI��LI�MIp�MIp�MI �(MI�@MIDHMI_PMIl�MI�OI�MI��>�MI���MI0��MI���MI���MI���MI���MIp��MI@��MI��NI��NI�NI�(NIp�0NIp�8NI �HNI�`NIyhNI�pNI��NI�OI�NI��>�NI���NI0��NI���NI���NI���NI��OIp�OI@�OI�� OI��0OI�8OI�HOIp�POIp�XOI �hOI��OI��OI���OI��OI���OI��IPI�PI8PI`I@PI�HPI���PI
�PI�PI�}I�PI!�PIQI?QI8QI�{I@QIVHQI�QIn�QIP��QI��QI��RI�RI8RI�zI@RI�HRIx��RI��RI���RI��RI�RI`eISISIx�8SI�dI@SI��HSI(��SI��SI���SI8��SI��TITI`�8TI aI@TI+HTI��xTI@`I�TI?�TIH��TI`_I�TIU�TI�TI�]IUImUI8UI`[I@UI�HUIx��UI8��UI�UI`��UIVI�VI��@VI�HVIxVI`eI�VI��VI���VI��VI`��VIXIWI�WI��@WIHWIh��WI���WI�WI ��WIXI(XI1HXINPXIH��XI��XIW�XI���XIp YI�(YIp�hYI�pYI��YI��YI���YIRZI��@ZI�HZI���ZI���ZI��ZI��ZI�[I� [I�`[Ih[I�[I�[I�[I���[I8\I@\I�\I�\I�\I�\I]I']IX]IH�`]I�]I-�]I�]I5�]I0^I=8^Ix^IE�^I�^IM�^I_IU_I`_I��h_I��_I��_I@��_I��_Ih�@`I��H`I���`I��`I���`I��`I�� aI((aI�haINpaI0��aI��aI]�aI��bIz@bI�HbIX��bI��bI���bI��bI��cIR cI��`cI�hcI��cI���cI(��cI��cIH�8dI�@dIh��dI���dI���dI��dI��eI�eI��`eI�heI��eI��eI@��eI��eI��8fI�@fI���fI��fI���fI��fI��gI�gI �XgI�`gIp��gI
	�gI���gI/��gI�0hI	8hI@�xhI&	�hI���hI5	�hI�iIE	iIU	PiIc	XiI ��iIr	�iIh��iI	�iI�	(jI�	0jI��pjI�	xjI���jI�	�jI@�kI�	kI��HkIO�PkI��kI�	�kI��kI�	�kIH� lI�	(lI��hlII�plI��lI�	�lI��lI
mIP�@mI
HmI���mI(
�mI��mI=
�mIV
nIi
 nI(�`nI�
hnIp��nI�
�nI���nI�
�nI��8oI�
@oI��oI�
�oIH��oI�
�oI��pI
pI�XpI`pI��pI)�pI`��pI@�pI��0qIU8qI�xqIn�qI8��qI���qI��rI�rI��PrI�XrI��rI��rI0��rI��rIp�(sI�0sI0�psI�xsI���sI��sI��tI�tI0�HtI�PtIp��tI��tI���tI�tI� uI(uI0huI"puIp�uI1�uI��uICvI�@vISHvI0�vI`�vIp�vIo�vIwI� wI�`wI�hwI��wI��wI��wI��wI8xI�@xI@�xI��xI��xI��xI�yI�yIXyI
`yI
�yI$
�yI/
�yIG
�yIR
0zIj
8zI0xzI~
�zIx�zI���zI{Ij�{IP{I~�X{I�{I"��{I�{I���{I(|I�
0|Ip|I�
x|I�|I�
�|I}I�
}IH}I�
P}I�}I�
�}I�}I���}I(~I�
0~Ip~I�
x~I�~I�
�~II�
I`I�
hI�I�I�I�I8�I@�I��I)��IȀI4ЀI�I?�IX�I�
`�I��IJ��I��IN�I�@�IRH�Ig��I�,A��I`�9��I���I���I0���I��ȂI��ЂI��؂I���Ip��I`���I��I��I���I��8�I �`�I�,h�I�,��I�;A��I`�9��I`0��I�ȃI�؃I0��I���I���I����I���Ip��I`��I� �I�0�I��8�I��X�I ���IJG��IXG��I�bAȄI`�9؄I`G�I��I��I0��I���I���I���I��(�Ip�0�I`�8�I�@�I�P�I��X�I��x�I ���I�Q��I�Q�I@qA�I`�9��IHT�I��I0�I0� �I��(�I��0�I��8�I��H�Ip�P�I`�X�I�`�I�p�I��x�I����I ���I�QȆI�Q�I@qA�I`�9�IPT �I�(�I08�I0�@�I��H�I��P�I��X�I��h�Ip�p�I`�x�I���I���I����I����I ��I�|�I�~�I�~ �I@�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I�ȈIp�ЈIp�؈I ��I�|�I�I�~@�I@�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I��ЉI�؉I��Ip��Ip���I � �I�|(�I0�I(`�I@�Ah�I��>��I`���I0���I����I����I����I��ȊIp�ЊI@�؊I���I���I���I��Ip��Ip��I �@�I}H�I9P�I(��I@�A��I��>��I ���I0���I��ȋI��ЋI��؋I���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I8}h�IKp�Ix���I��A��I��>��I`�،I0��I���I���I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���IX}��IX��Ix���I��AȍI��>�I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I�}��Ie��I���I��A�I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I�}ȏIrЏI���I��A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ��I�}�I�I�u �I��A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I�ȑIp�БIp�ؑI ��I�}�I��I�u@�I��AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I��ВI�ؒI��Ip��Ip���I � �I~(�I�0�Iv`�I��Ah�I��>��I`���I0���I����I����I����I��ȓIp�ГI@�ؓI���I���I���I��Ip��Ip��I �@�I0~H�I�P�Iv��I��A��I��>��I ���I0���I��ȔI��ДI��ؔI���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�IX~h�I�p�I!v��I��A��I��>��I`�ؕI0��I���I���I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���Ix~��I���I!v��I��AȖI��>�I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I�~��I���I=v�I��A�I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I�~ȘI�ИI=v�I��A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ��I8��I���I� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I�ȚIp�КIp�ؚI ��I`��I!��I�@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I��ЛI�؛I��Ip��Ip���I � �I��(�I3�0�IE�`�I�Ah�I��>��I`���I0���I����I����I����I��ȜIp�МI@�؜I���I���I���I��Ip��Ip��I �@�I��H�IW�P�IE���I�A��I��>��I ���I0���I��ȝI��НI��؝I���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I؀h�Ii�p�I{���I�A��I��>��I`�؞I0��I���I���I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I���I����I{���I�AȟI��>�I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I(���I����I���I�A�I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���IP�ȡIÆСI���I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ��Ix��IՆ�I� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I�ȣIp�УIp�أI ��I���I���I�@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I��ФI�ؤI��Ip��Ip���I � �Iȁ(�I�0�I�`�I�Ah�I��>��I`���I0���I����I����I����I��ȥIp�ХI@�إI���I���I���I��Ip��Ip��I �@�I�H�I/�P�I���I�A��I��>��I ���I0���I��ȦI��ЦI��ئI���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I�h�IA�p�IS���I�A��I��>��I`�اI0��I���I���I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I@���Ie���IS���I�AȨI��>�I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���Ih���Iw���I���I�A�I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I��ȪI��ЪI���I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ��I���I���I�� �I��A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I�ȬIp�ЬIp�جI ��I��Iч�I��@�I��AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I��ЭI�حI��Ip��Ip���I � �I�(�I�0�I��`�I��Ah�I��>��I`���I0���I����I����I����I��ȮIp�ЮI@�خI���I���I���I��Ip��Ip��I �@�I0�H�I�P�I����I��A��I��>��I ���I0���I��ȯI��ЯI��دI���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�IX�h�I�p�I+���I��A��I��>��I`�ذI0��I���I���I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I����I=���I+���I��AȱI��>�I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I����IO���Ia��I��A�I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���IЃȳIs�гIa��I��A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ��I���I���I�� �I��A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I�ȵIp�еIp�صI ��I ��I���I��@�I��AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I��жI�ضI��Ip��Ip���I � �IH�(�I��0�I͈`�I��Ah�I��>��I`���I0���I����I����I����I��ȷIp�зI@�طI���I���I���I��Ip��Ip��I �@�Ip�H�I߈P�I͈��I��A��I��>��I ���I0���I��ȸI��иI��ظI���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I��h�I�p�I���I��A��I��>��I`�عI0��I���I���I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I����I���I���I��AȺI��>�I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I���I'���I9��I��A�I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I�ȼIK�мI9��I��A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ��I��I���I�� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I�ȾIp�оIp�ؾI ��I8��I���I��@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I��пI�ؿI��Ip��Ip���I � �I`�(�I��0�Iħ`�I�Ah�I��>��I`���I0���I����I����I����I���Ip��I@��I���I���I���I��Ip��Ip��I �@�I��H�IҧP�Iħ��I�A��I��>��I ���I0���I���I���I���I���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I��h�I�p�I���I�A��I��>��I`���I0���I����I����I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I؊��I����I���I�A��I��>��I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I���I
���I���I�A��I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I(���I&���I��I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ���IP���I4���IB� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I���Ip���Ip���I ��Ix��IP��IB�@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I����I���I���Ip���Ip���I � �I��(�I^�0�Il�`�I�Ah�I��>��I`���I0���I����I����I����I����Ip���I@���I����I����I���I��Ip��Ip��I �@�IȋH�Iz�P�Il���I�A��I��>��I ���I0���I����I����I����I����Ip���I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I�h�I��p�I����I�A��I��>��I`���I0���I����I����I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I���I����I����I�A��I��>��I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I@���I����I����I�A��I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���Ih���IΨ��I���I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ���I����Iܨ��I� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I���Ip���Ip���I ��I���I���I�@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I����I���I���Ip���Ip���I � �I�(�I�0�I�`�I�Ah�I��>��I`���I0���I����I����I����I����Ip���I@���I����I����I���I��Ip��Ip��I �@�I�H�I"�P�I���I�A��I��>��I ���I0���I����I����I����I����Ip���I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I0�h�I0�p�I=���I�A��I��>��I`���I0���I����I����I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���IX���I>���I=���I�A��I��>��I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I����IL���Iu���I�A��I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I����IZ���Iu��I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ���IЍ��Ih���I�� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I���Ip���Ip���I ��I���Iv��I��@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I����I���I���Ip���Ip���I � �I �(�I��0�I�`�I�Ah�I��>��I`���I0���I����I����I����I����Ip���I@���I����I����I���I��Ip��Ip��I �@�IH�H�I��P�I���I�A��I��>��I ���I0���I����I����I����I����Ip���I@���I���I���I��I�(�Ip�0�Ip�8�I �`�Ip�h�I��p�I���I�A��I��>��I`���I0���I����I����I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I����I����I���I�A��I��>��I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I����I����IU���I�A��I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I���Iʩ��IU��I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ���I���Iة��I�� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I���Ip���Ip���I ��I8��I��I��@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I����I���I���Ip���Ip���I � �I`�(�I�0�I�`�I�Ah�I��>��I`���I0���I����I����I����I����Ip���I@���I����I����I���I��Ip��Ip��I �@�I��H�I�P�I���I�A��I��>��I ���I0���I����I����I����I����Ip���I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I��h�I�p�I����I�A��I��>��I`���I0���I����I����I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I؏��I���I����I�A��I��>��I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I���I,���I5���I�A��I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I(���I:���I5��I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ���IP���IH���Im� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I���Ip���Ip���I ��Ix��IV��Im�@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I����I���I���Ip���Ip���I � �I��(�Id�0�I��`�I�Ah�I��>��I`���I0���I����I����I����I����Ip���I@���I����I����I���I��Ip��Ip��I �@�IȐH�Ir�P�I����I�A��I��>��I ���I0���I����I����I����I����Ip���I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I�h�I��p�I���I�A��I��>��I`���I0���I����I����I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���I���I����I���I�A��I��>��I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I@���I����I���I�A��I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���Ih���I����I��I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ���I����I����IM� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I���Ip���Ip���I ��I���Iƪ�IM�@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I���I��I��Ip��Ip���I � �I�(�IԪ0�I��`�I�Ah�I��>��I`���I0���I����I����I����I���Ip��I@��I���I���I���I��Ip��Ip��I �@�I�H�I�P�I����I�A��I��>��I ���I0���I���I���I���I���Ip��I@���I���I���I��I�(�Ip�0�Ip�8�I �`�I0�h�I�p�I����I�A��I��>��I`��I0��I���I���I����I���Ip��I@��I�� �I��0�I�8�I�H�Ip�P�Ip�X�I ���IX���I����I����I�A�I��>�I ���I0��I���I���I���I��(�Ip�0�I@�8�I��@�I��P�I�X�I�h�Ip�p�Ip�x�I ���I����I���I���I�A�I��>�I`��I0� �I��(�I��0�I��8�I��H�Ip�P�I@�X�I��`�I��p�I�x�I���Ip���Ip���I ���I���I��I���I�A�I��> �I �8�I0�@�I��H�I��P�I��X�I��h�Ip�p�I@�x�I����I����I���I���Ip���Ip���I ��IВ�I(��I+� �I�A(�I��>@�I`�X�I0�`�I��h�I��p�I��x�I����Ip���I@���I����I����I���I��Ip��Ip��I ��I��I5��I+�@�I�AH�I��>`�I �x�I0���I����I����I����I����Ip���I@���I����I���I��I��Ip��Ip���I � �I�(�IB�0�I`�`�I�Ah�I��>��I`���I0���I����I����I����I���Ip��I@��I���I���I���I�Jp�Jp�J �@J8�HJO�PJ`��J�A�J��>�J ��J0��J���J���J���J���Jp��J@��J��J��J�J�(Jp�0Jp�8J �`J`�hJ\�pJ���J�A�J��>�J`��J0��J���J���J���J��Jp�J@�J�� J��0J�8J�HJp�PJp�XJ ��J���Ji��J���J�A�J��>�J ��J0�J��J��J��J��(Jp�0J@�8J��@J��PJ�XJ�hJp�pJp�xJ ��J���Jv��J��J�A�J��>J`�J0� J��(J��0J��8J��HJp�PJ@�XJ��`J��pJ�xJ��Jp��Jp��J ��Jȓ�J���J�J�AJ��> J �8J0�@J��HJ��PJ��XJ��hJp�pJ@�xJ���J���J��J��Jp��Jp��J ��J��J���J�� J�A(J��>@J`�XJ0�`J��hJ��pJ��xJ���Jp��J@��J���J���J��J��Jp��Jp��J �J�J��J��@J�AHJ��>`J �xJ0��J���J���J���J���Jp��J@��J���J���J��J��Jp��Jp��J � J8�(J��0J4�`J�AhJ��>�J`��J0��J���J���J���J���Jp��J@��J���J���J��J�	Jp�	Jp�	J �@	JX�H	J��P	J4��	J�A�	J��>�	J ��	J0��	J���	J���	J���	J���	Jp��	J@��	J��
J��
J�
J�(
Jp�0
Jp�8
J �`
J��h
Jīp
Ji��
J�A�
J��>�
J`��
J0��
J���
J���
J���
J��Jp�J@�J�� J��0J�8J�HJp�PJp�XJ ��J���Jѫ�Ji��J�A�J��>�J ��J0�J��J��J��J��(Jp�0J@�8J��@J��PJ�XJ�hJp�pJp�xJ ��JȔ�Jޫ�J���J�A�J��>
J`�
J0� 
J��(
J��0
J��8
J��H
Jp�P
J@�X
J��`
J��p
J�x
J��
Jp��
Jp��
J ��
J��
J��
J��J�AJ��> J �8J0�@J��HJ��PJ��XJ��hJp�pJ@�xJ���J���J��J��Jp��Jp��J ��J��J���J� J�A(J��>@J`�XJ0�`J��hJ��pJ��xJ���Jp��J@��J���J���J��J��Jp��Jp��J �J0�J�J�@J�AHJ��>`J �xJ0��J���J���J���J���Jp��J@��J���J���J��J��Jp��Jp��J � JX�(J�0J�`J�AhJ��>�J`��J0��J���J���J���J���Jp��J@��J���J���J��J�Jp�Jp�J �@Jx�HJ�PJ��J�A�J��>�J ��J0��J���J���J���J���Jp��J@��J��J��J�J�(Jp�0Jp�8J �`J��hJ��pJ���J��A�J��>�J`��J0��J���J���J���J��Jp�J@�J�� J��0J�8J�HJp�PJp�XJ �hJP�Jȶ�J���J���J��A�J��>�J ��J0�J��J��J��J��(Jp�0J@�8J��@J��PJ�XJ�hJp�pJp�xJ ��JP�Ja��Jp��J�A�J`�9�J��J�J�J0� J��(J��0J��8J��HJp�PJ`�XJ�`J�pJ��xJ���J ��J���J��J�BJ@B JP8J�@J�HJ0PJ�XJhJ0pJxJ��J��JP��JP��J��J���J�� J�B(J@B@JXJ�`J�hJ0pJ�xJ�J0�J�J��J��JP��JP��J�J�J�@J^BHJ�9`J@�xJ��JP��J ��J��J��J@��J���J���J���J���J���J�� JY
(Jg
`JdBhJ�9�J@��J��JP��J ��J��J��J@��J���J���J���J���J��J�� J0�@Ju
HJ�
�JdB�J�9�J@��J��JP��J ��J��J��J@��J���J��J��J��J��8J��@J0�`J�
hJ�
�JdB�J�9�J@��J��JP��J ��J��J�J@�J��J�� J��0J��8J��XJ��`J0��J�
�J�
�JdB�J�9�J@��J�JP�J �J�J�(J@�0J��8J��@J��PJ��XJ��xJ���J0��J�
�J�
�JdB�J�9J@�J� JP�(J �0J�8J�HJ@�PJ��XJ��`J��pJ��xJ���J���J0��J�
�J�
 JdB J�9  J@�8 J�@ JP�H J �P J�X J�h J@�p J��x J��� J��� J��� J��� J��� J0�� J�/� J�/ !J��B(!J�9@!J@�X!J�`!JP�h!J �p!J�x!J��!J@��!J���!J���!J���!J���!J���!J���!J0�"J�/"J�/@"J��BH"J�9`"J@�x"J��"JP��"J ��"J��"J��"J@��"J���"J���"J���"J���"J���"J��#J0� #J�/(#J
0`#J��Bh#J�9�#J@��#J��#JP��#J ��#J��#J��#J@��#J���#J���#J���#J���#J��$J�� $J0�@$JeTH$JyT�$J`�B�$J�9�$J@��$J��$JP��$J ��$J��$J��$J@��$J���$J��%J��%J��%J��8%J��`%J[h%J[�%J��B�%J�9�%J@��%J��%JP��%J ��%J��%J�&J@�&J��&J�� &J��0&J��8&J��X&J���&J�^�&J_�&J C�&J�9�&J@��&J�'JP�'J �'J�'J�('J@�0'J��8'J��@'J��P'J��X'J��x'J���'J�m�'J�m�'J�m�'J�CC�'J�9(J@�(J� (JP�((J �0(J�8(J�H(J@�P(J��X(J��`(J��p(J��x(J���(J���(J�m�(J�m)JeC)J�9 )J@�8)J�@)JP�H)J �P)J�X)J�h)J@�p)J��x)J���)J���)J���)J���)J���)J���)J� *J�C(*J�9@*J@�X*J�`*JP�h*J �p*J�x*J��*J@��*J���*J���*J���*J���*J���*J��+J#�+J5�@+J��CH+J�9`+J@�x+J��+JP��+J ��+J��+J��+J@��+J���+J���+J���+J���+J���+J�� ,J��(,JG�`,J��Ch,J�9�,J��,J��,JP��,J ��,J��,J��,J@��,J���,J���,J���,J���,J��-J��@-J��H-J��-J��C�-J�9�-J@��-J��-JP��-J ��-J��-J��-J@��-J���-J��.J��.J��.J��8.J��`.J�h.J��.J��C�.J�9�.J@��.J��.JP��.J ��.J��.J�/J@�/J��/J�� /J��0/J��8/J��X/J���/J��/J��/JD�/J�9�/J@��/J�0JP�0J �0J�0J�(0J@�00J��80J��@0J��P0J��X0J��x0J���0J�O�0J�O�0J+@�0J D�0J�O1JP1J� 1JP�(1J �01J�81J�H1J@�P1J�X1J��`1J��p1J��x1J���1J���1J�Q�1J�Q�1J
R2J`D2J�R 2J@�82J�@2JP�H2J �P2J�X2J�h2J@�p2J��x2J���2J���2J���2J���2J���2J��/D	�/D
�/D�/D)�/D+�/D/X.D`.Dh.Dp.Dx.D�.D�.D�.D�.D�.D�.D
�.D�.D�.D�.D�.D�.D�.D�.D�.D�.D/D/D/D/D /D(/D0/D:8/D@/D H/D!P/D"X/D#`/D$h/D%p/D&x/D'�/D@�/D(�/D=�/D*�/D+�/D,�/D-�/D.�/D0��H��H�15H��t��H����5�5�%�5��h�������h��������h�������h�������h�������h�������h�������h��q������h��a������h	��Q������h
��A������h��1������h��!������h
��������h��������h������h�������h��������h�������h�������h�������h�������h�������h��q������h��a������h��Q������h��A������h��1������h��!������h��������h��������h������h �������h!��������h"�������h#�������h$�������h%�������h&�������h'��q������h(��a������h)��Q������h*��A������h+��1������h,��!������h-���������%�5D���%�5D���%�5D���%�5D���%}5D���%u5D���%m5D���%e5D���%]5D���%U5D���%M5D���%E5D���%=5D���%55D���%-5D���%%5D���%5D���%5D���%
5D���%5D���%��4D���%��4D���%�4D���%�4D���%�4D���%�4D���%�4D���%�4D���%��4D���%��4D���%��4D���%��4D���%��4D���%��4D���%��4D���%��4D���%}�4D���%u�4D���%m�4D���%e�4D���%]�4D���%U�4D���%M�4D���%E�4D���%=�4D���%5�4DH�=A;H�:;H9�tH��4H��t	�����H�=;H�5
;H)�H��H��H��?H�H�tH���4H��t��fD�����=�;u+UH�=�4H��tH�=�O*�����d�����;]������w�����wE1�AWI��AVAUATL�gUSD9��A�[E��9���L�� L��1�A��I�k��wE�4
H�PH��H��D9���IcQ H��M�,�HcP0H��I��L�z0M9}0u�H�R(I9U(u�H�P8I9Q(t[�����]A\A]A^A_��E�4
H�PD9�~5D�<D�n�H��E)�L�|
M�I��M�fD�o@0H��@I9�u��H��H�ЉwD9��[����I��I��D9������[1�]A\A]A^A_�f���������9|�����f.���1��f���H��H���1������ ;S��tE�� ;��u;��x7����=+H�;H��H��tH��H�߁��0�����u�1�H��[�f�AUATL��(UH��SH��L��H���A���H�I��H�{�2���I�|����H�EH��t?L�CH��M��1�H�
L�H���������H�}tH��1�[]A\A]��H�������[]A\A]�AUATUSH��L�'M��tBA�4$I��L��H�-��@��u�=D�sH��@��t,H�����H�SH��t��I�UH��L��[]A\A]�fDI�EH��L��[]A\A]�f���H���H�t$(H�T$0H�L$8L�D$@L�L$H��t7)D$P)L$`)T$p)�$�)�$�)�$�)�$�)�$�dH�%(H�D$1��;��t=H��$�H��H��H�=;H�D$H�D$ �$�D$0H�D$����H�D$dH3%(uH�������ff.�f�AWH��4AVH�HAUL�-��4ATUSH���WA;UtH��H9���L�(A;Uu�A�Et�H�/I��E1�H���H��tA�wH���A��I�E(H���lL��L���ЉD$A�<�E$���������E�f�1�E���H�H�CL9�toH��I�� H��A�wH��H�‰�����t�I�� �D$����D$ILJ H��[]A\A]A^A_�@�����H��[]A\A]A^A_�@�D$E�w��tA�EA9G��1�H�-��DH��E�GA�ٹI�� H�5L�H�=k�H��H��0�P,�p0�@(RH��P1����H�� A9_�1�H��[]A\A]A^A_ÐHc��H�3���I�� H������������>���f�D���D$����T$E�w��t�A�EA9Gu�I�E H��t%L��L���A�GH����H��tL��H���E�wE������1��\���ff.��AW�yAVAUATUSH��XdH�%(H�D$H1�f�T$FH����H�D$(�D$H��I��H�$H�D$0H�D$H�D$F�D$H�D$H�<$H�\$(E1������=H�����H��t�L�h�;0���d���H�SH��<�x��H�D$8�L$	L$��I�$�@$��IcD$H�t$8H��H��H��I��$ L�4�H���1�I�H�I�F(�~���I�FI�F0H�D$8�8���WH�h�H�5+�1�H�=����������H�L$HdH3%(���hH��X[]A\A]A^A_�f�E�t$E����M��$ 1�I�?H������uiA�G(M������tWI������+IcD$H��H��H��I�DM����Hc�H����H��A�,A�\$�D��I��HD9��x���I�عk1�H�o�H�52�H�=������������|�D$����I��D$H����Q���H��H����H��L���j���H������������H�\$(H�������1����A�F(���S�D$�����M��u����L�l$�DIcT$H��H��I�DA�}t[Ic\$��@��H�D$0��to��u:H�t$1�H��L��H���C�I�DH�D$0�8uIcD$H���������������fDIcD$H��H��H��I�D�Q���f�L���x�H��w��M���E�mH�I�Ջ���t����y���u.A��1t(���ftA��0u�Hc�H�PH��I�D���Hc�H�PH��I�D������sH�t�1������H�50�H�=o�����������������DH�?�H�5�1�H�=?��Z�������L�@�H1�H��H�5��H�=E��0��������H���1������H�5��H�=����������[�I�H��������������������H���H�t$(H�T$0H�L$8L�D$@L�L$H��t7)D$P)L$`)T$p)�$�)�$�)�$�)�$�)�$�dH�%(H�D$1���;��t=H��$�H��H��H�=�;H�D$H�D$ �$�D$0H�D$��H�D$dH3%(uH�����m�ff.�f���AWAVAUATUSH��H����H������
H���H�H����L�.I����I�m�H�$I��E1�H�t$�J�3I��D�8A��
��H�<$��A�ǃ����M��tL9�u�M��K�D-A� I�<$LE�L�H)�H��L��HE���I�$H��tcH�(I�E�A�H)�H��H�D$L�(H��D�8A��
u�B�3E1�H��D��[]A\A]A^A_ÐH�H�����E1��&���f.�A��������B�3�f���ATI��UH��SH��H���H�L$8L�D$@L�L$H��t7)D$P)L$`)T$p)�$�)�$�)�$�)�$�)�$�dH�%(H�D$1�H����H�L$ H��I��H�L$H)�H�<M��H��$�H������$H�T$��D$0�_�H�D$dH3%(uH���[]A\��.�ff.���D�G�FD9�}gA�P�H�� H�)�Hc�H��H�H��H��H��ѐ��o�oHH��H�oP��oX�H�P��p���H�P�X�H�P�H9�u�A��D�G���H��H��H��tH9�r;H��H9�s*H�H�H9�t�9H�qt�L@H���~�u>H9�u�H���@I��1���H��H�5r�H�=�����1�H���D1���H�R�H�5E�H�=����1�H������H��t�r�f�1��ff.�f���AWAVAUATUSH���
�;�-�;��tH����[]A\A]A^A_�DH���4H�=��H�H��;��H��H��t�N�H�H�H��DH�YH�=���}�H��H��t� �H�H�H��DH�H�=���O�H��tH�S�4H�H�A;H�=���-�H�=��H�;��H��t
��;H�=����H��tH��;L�%L�4H�-E�4L��L�mL�5��H�CH��tBH��Ѕ�u9L9�t
L9%��4��L���L��1�H�5��H�=@����CH��I9�tH�]H�CH��u�H��I9�u�DH���4��H�M�H�5X�H�=�L�-��4E1�L�1���H�L�:@L��n1�H���H�5�H�=���t�L�%�;M�����,L��H�k���H����L)�L��H��H��E1�����A��A�܁{����D�C A����L�=�;M����L����H��H����L��H�����H�5�H����H��tL�=��fD1�L���v�H��taH�{H�����H��t�H���H��1�H���H�5�H�=���w�H���4L9��OI�]I������f.�H�����CH�
�:�K$H��E��u�H���4�@H����H��t
H��Ѕ��-H�ChH��tH��ЉŅ�u.�K$L��,1�H��H�5w�A��1�H�=����H�=K;�F�����H�h�H�sH�H�
��	H�=��HE�1������;�-�;�1����L�����$���H��S`�{��A���2���L�1��H���H�5��H�=���.�H�G�4L9������fDA��E��1�H�q�H�5��1�H�=�����S����L�C��1�H�>�H�5a�H�=�����?���fD��0�#;����f���0�;���f�H�Y�4�a���@H���31�A�H����
H�5��H�=��S�XZ����ff.������
;��tb��
;��uXUSH�7�4H��H��H�=��:�
H�;H���G$tH�GpH��t��H9�u��Q
;H��[]�f.��ff.�@��SH��H�� �\�Hǃ [�ff.�@��AWAVAUATI��H�5��USH��H���dH�%(H��$�1���A�����H�D$H�D$ H���nH���5�H�D$H��H���H�5��H��I���2�H�D$H��t�L�pH�\$H�|$ L�t$ L�|$0�h�H���4H�|$H���:H�$tHH�sH�|$����u�C$��0;u3H���4H;$��H�$H�H��H�|$H�$u��C$�tѨ@u�L��H���H��M��LD�Sx�Ń��u8��L��H�T$0L��H��A�Յ�����H�����Ń���s���L����H������t�A��I��$ H�D$H�|$D�$��D�$H�|$D�$��D�$IDŽ$ H��$�dH3%(D����H���[]A\A]A^A_�H�|$@I�$H������I��H����H�|$(H�D$(L�|$p���L��H���H��M��LD�Sx�Ń��u6�f�L��H�T$pL��H��A�օ�����H�����Ń���QL����H������t�A��L��D�$��D�$I��$ D�$��D�$����f�A�l$L����A�…������H�|$ L�����A�…��hA�D$����1�H�-��E���5D�0A��1�H�5�R��H��H��H�=���Y�^_A9\$~]H��E�D$H��IcD H��I��$ H�Ѓx(H�P0u�H��A�ٹ�1�RH�5��H��H��H�=����ZYA9\$�E��H�|$D�$��D�$E������I��$ H�D$����L���h�H�|$�^�I��$ A�����H�D$���I�$L��A�l$�e�A�…��~���H�|$(L����A�…��f���L���z�L��$��D�$E��������Q���DL���P�E�D$A��E��������*���H�|$��A������6���A������+���I��$ A�����H�D$����=�H�|$D�$��I��$ D�$H�D$����f���AWA�׺ AVAUATI��UH��L��SH��H�q� dH�%(H��$x1��)�H����I��f� H��L��L��H�\$ )$)D$I���5�1���H���H�H��H��D�|$(����Ņ���H�|$ H���H���	H��ЉŅ�unH�D$ D�|$<�@��D$,H�<$�D$��D9|$��D�|$H�$1�E��~H���(H��H��A9��H�t$H��tQH���y���tE��H��$@�#�H��$xdH3%(����H�Ĉ[]A\A]A^A_��L��L��L���B�밽�H�|$�����Ic�H���L�H�$H���?�����������L�G�@	H���H�5s�H�=�����������C���������C��������H��x�
;dH�%(H��$h1���tx��;��unH��H��tmH�t$��H���H�H��������t"H��$hdH3%(uEH��x��H�D$H��$0�@��D$�D$�����D$�f������미������]�ff.�f����WH�y���v�@��H��2*Hc�H��������fD��SH��dH�%(H�D$1�H�t$��H��t8H�Ët$H�������t#�S��	�H�L$dH3%(uH��[�D����������@��I���=�;��te��;��u[H��t\M��tW����uOH���4H�=��4L�@;WtH��I9�t#H�8;Wu�Gt��H�G0L���f.������ø����ø�����ff.���ATI��USH��0dH�%(H�D$(1�M����M�������H����L��M�L��A�M��tk��toH�T$H��1��D$L�$�D$H�D$ �'���uH�$H�U�T$�M��t�T$A�$H�\$(dH3%(uH��0[]A\����t�@��������D��@AT1�1Ҿ	USH��H�� dH�%(H�D$1�L�L$L�D$H�D$�D$�l���Ņ�u.H�|$H��t�7��H�T$dH3%(��uuH�� []A\�@1�I�عcH��H�5��H�=���D��D$��~)1�L�%��H�D$L��H�4�1�H����9\$�H�=��1����j����[��ff.�AWAVI��AUATUSH��HH�t$@dH�%(H��$81��Wx�����A��H�D$PE1�H�D$H��$�H�$H��$�H�D$HH�T$D��L��A�������H�<$1����H�H�<$D��$�L��$��.��Ņ��TH��$��$�D�d$1�L�l$(H�PHH�D$ �q�H��t$0I��H�D$�l$4H��L�t$8A��A9����EA9��G�D$0H�T$M��M�}�)�H�H��H����I��HI9��I�4$L�������u�D�d$H�|$@M��H�l��A�����D���\��H��$���H��$8dH3%(D���iH��H[]A\A]A^A_���H�|$ L�l$(D�d$�l$4L�t$8����H�|$P�h����$�I9�LB�~vH�\$H�A���$�u$H�|$P�4��H��$�I���$��L�I9�LB��9�$�~.H�ى�D��L��A�����t�A���1���H��I��H���D��L��A���A�ă�����I�~���I�|���H�$H���`L��E1�A�Vx�Ã���uH�D$PL��$�H�D$� fDA�lj�L��A����Ã���AH�T$��L��A����Ņ�uϋ�$�E1��~_D��A����!���$����9�$�~$L����L��A�����t�A�ǃ�9�$�܉�D��A�Ņ��e���H�,$L�L$P�1�M�FH�
��H�����H�����H���x����Ņ��)���I���H��tD���L���Ѕ��������������A���M��H�$H�|$@H��I���1���������f�H�|$@D��1�H���A������^���H�<$�t���P����H��H�
���H�������$�L�L$`H�|$M�F����XZH�<$���A����tmI���H��tD�L$���L���Ѕ������D�L$A����z���D��D�L$�g��H�$H�|$@H�,�I���1����D�L$E���A���A���5���E1����A������}����G���������H����AW��H���:AVAUATUSH��L�<�M���A�G$M�oH�t$���M���7I�?�E�wA����A�O �������I�`��I�x�5I����I�����I�����I��������MH�-�4H���:L����D;stzI9���H�]H���C$t�I9�t�H�{L���r����u�H�|$L��H���u�������H��[]A\A]A^A_ÐA�G������L��H�����L��H���H�|$�1��%��H�������[]A\A]A^A_ÐI�������I����
���L��H�2���������I���H��tH�t$L���Ѕ��L���H�t$H��L��[]A\A]A^A_����L��H����\���L��H���M���L��H����>���L��H����/�����������L��H�������L��H�������L��H�C����A�OH�|$�1�H�Y������������L��H�������L��H������L��H�`����ff.���AWAVAUATUSH����
E�:dH�%(H��$�1����b�(�:���TA�����8H�t$A��H��� ��H��H���H���H�u�@�@H���%�I��H����f�H�D$ �t$H��)D$0H��)D$@H�D$)D$ )D$PL�|$8�D$L���A�ą�t3H��$�dH3%(D����H���[]A\A]A^A_���CH�T$`��D�t$PH�׉D$H1��H��D$H��D�l$xH�\$`�D$l���A�ą�tH��$��D���|�����D$pH�t$L��H��D$T�����fDA������J���DA������:���������AVAUATUSH��pD���:dH�%(H��$h1�E���z�x�:���l�����RA�ԃ��FH�t$H���i��I��H���-H���$H�s�H�@H���n�I��H���H�T$1���H���H��D$H��D�d$(L�l$�D$�V��A�ą���H��$09l$ ��Hc��S4H��H�ǃ�H��q8H�H�A��	��q8H�CH�A��L�sH�CH�A H�C �A(�k,�C(�A,�C0�A8��	��A8����	�	�H�A@�S4�c4H�C8���H��$hdH3%(D��u=H��p[]A\A]A^�DA��������A�������A������������AVAUATUSH��@dH�%(H�D$81���:���2�-��:���$A�����I��H����H�v�8�8L�����I��H����D��H���:H��H����H�CD�l$H��L�t$H�$H�H�D$�C �D$(H�C,H�D$,�Sx���t�S��	ЉD$$�C$����������L$4�����	�	ȈD$4�C8�D$H��H��t8H��ЉD$ H��L��L���q��H�|$8dH3<%(��u=H��@[]A\A]A^�f��C�D$ ����������f������븽������m��ff.�f���H�
�4H���:H���@$t	9x8u�H9�t	H�H����1�����HcwH�
��H�� �������1��f�����x���4��9�~�F��������f.���1���x1�95��4���f.���Hc�H��H�4�H�r�4H��Hc�nH��H��H�DHH�H�H�H�PH�AH�QH�PH�y(H�Q �P�A8H�q0��H�A@�����<��	�	Ѓ�A81���H�x8H���:H�H��H��H������|���ff.���Hc�H��H��H���4H��H�H�H�AH�BH�A H�B H�A�r0H�B�G�B(�A@����B<����<�	�	��B<�A0�B41�����Hc�H�J�4H��H��H�‹@0�f���AWAVAUATUSH��(H��4�=�4H�D$����I��E1�E1�E1��H�5��4J�.H�:�[H�z���z,��B0����H�z8��G�Z4�������<D�t$1�E��L�|$M���L�H��H�\HH�;taJ�>H�{H�����H4��t�{9���A��H��9h0�A��A��H��H��v�HB8H�
�:H��H�����H�;u�H��L�
�1�AUD�D$$H�\�A��H�L$H�|$(���H�5��4H�{AXAYJ�>H���e���@�3L�H�D�1�AU�A��D�D$$H�L$H�|$(�3��H�5��4Y_J�>H������fDQH�8�A��A��W�H���3L�1�AUD�D$4H�L$(H�|$8����H�5B�4H�� J�>H��9h0���fDD��M��E��L�|$D�t$H�l$��~B�a��P0H��L�E��H��L��1�R��H���A���r��XZ��t+H���4L�Hc�H��H�H�zHu�H�zPu�����u֐A��I��HD95��4����������E��u1�H��([]A\A]A^A_�DH��L�
�E��jH�L$H���1�L��A������H�5>�4]YJ�.�B0D���p���H�z8�t<H��L�
�E��jH�L$H���1�L��A�����H�5��4A[[J�.�B0�Z4���%�������J�.H�l$���L�
H�L$�E��H�	�L��1�A���3��H�5��4J�.���L�
�A��~N��.����H�L$�1�E��H�]�L��A������H�5J�4J�.H�z�c���L�
H�L$�E��H�\�L��1�A�����H�5�4J�.�.���fDL�
H�L$�E��H��L��1�A���s��H�5��4J�.D�P0H��E������1�H�l$���@L�
H�L$�E��H���L��1�A���#��H�5��4J�.�B0�������Z4���D1�J�.H�l$�����AVAUATUSD�o4�~����E��E��1�H��A��A��A��A���O�HcUH�@0H��H��H�
�4H�ыR,��t^��tYH��w8�$H��s-��H������9]~&Hc�H��H�� H�Ѓx(t�x,t���9]�[]A\A]A^�f.�H��t*D��H��uH��t���u�����H��uE��t����D���������1���ff.�ATL��(�USHcGH��Ƈ(H���GL��H��H��4H��H��H�1�����K����1�1��KH��H��H��H��H�L
XH��(H�LH���L��1�����H��9k��H��H��HcD H��H�� H�Ѓx,u҃x(uq��t|HcSH�@0H��H��H�]�4H��H���g���H�R8H��H��H�����H�:H�PH�H��(�Y���f�[1�]A\�f�[�����]A\�fD[�����]A\�fDAWAVAUATA�USH��(HcGD�_H��H��H���4L�4�A�N4I�F �GƇ(A��H��(A��E��~xA�S�H�G H�� A�H��L�D0f.�HcH��H�փz,u6�z(�uH�R0H��L�H�JXH	�(�JdD����D���f��A!�H��I9�u�H��E����I�L��(1�1�H�˿�L������H��L�-+������E��~8@H��H��HcD H��H�� H�Ѓx,u
�x(��H��9]�H��(1�[]A\A]A^A_�M��E1�E��D�\$H�D$��A��A����A��t�A�R0���D�t$1�E1�M���+f�H��H��L�dHE9|$uA�D$uUH��A9^0��HcEA��H��H��H���4H��H��v�H�p8H���:H�H��H��L�������M�$��1�E��H�=;�H���D�\$H��H�5-��O��HcD$D�\$I�L$H	L$H��H��A��H��D�h H�@(�|$A9^0�I���M��D�t$E������M�E��1���H��H�5��H�=m�����H��(�����[]A\A]A^A_�@H�@0L��L��H��H��I�L1������;����H��(�����[]A\A]A^A_�@H��(�����[]A\A]A^A_�@D�\$H�D$M��H	�(D�]������SHcFH��H��H�p�4H��D�B,A����H�
o�H��Jc�H�>��f�H�����HcSH��HH�4�H��H�5&�4H�֋R,�H��(H�Q[��H�B Ɔ(H��(�FH�
H���H��(1������1��fDH�������{���1��7H���H�54�H�=T��O�������[����H��HcFH��H��H�m�4H��D�B,A��wwH�
��Jc�H�>��fDH��H����@H�B Ɔ(H��(�FH�
H��H��(1���
��1�H���H��H������@1��H���H�5d�H�=����������H���D��AUH�3�4ATUSH��L�-��4I9�����4��~iL��E1��f�A��H��HD9%j�4~D�{,u�H�;����C0��~׽f�H��H��H�|(�����H��9C0~���u��DL�����L�%��:H���:H���:H���4M��t]H���:L)�H����~"��L��H��I�l f�H�;H�� �$���H9�u�L������H���:H�i�:H�f�:H��[]A\A]�ff.�UH�-��4SH��H9-d�4��H�G�:H�8�:H9�wM��:H�=>�4��H)����:Hc�H��H�4�H���S���H��t6H�H��4H���H���:H��HH���:H��H��[]�fD1�H��H��[]�@�H�L�H�5N�1�H�=���g�����4�H���=d�:Hc�����I��H��t�Hc�L��H��H��H��H��H���/���H�I��H���H�C�:H�4�:L�E�4���AWAVAUATUSH��H�$H��H�$H��H�5��H�=��dH�%(H��$x 1�H�D$@H�D$H�?���H����H��L�t$HL�l$@L�%p�f�H��L��L���b�������H�|$@� 躾��H��t�H�X� H��褾��H��t��L�x� L��苾��H��t���L��L�������u��H��H�=>�:�ٽ��H�|$@�,�:舽��H�������H�5ʷH�=
�:�8���H�=�:���:���I��H��uEH��$x dH3%(��H�Ĉ []A\A]A^A_�@H�|$@����H��莽���@1�H�-ڭL�=^��D$H��$pH�D$H�D$f.�L���8���H�����T$����L�`�H��L�������tɹL��L�������t�L�l$pH���1�L�l$L�
�:�L��ATL�����<���AZA[��=��j���L���¼��I��H���V���H���^�������H�\$H���8L���P���H�D$8H�H���H�T$H�R��D$H�BH�����H�B8H�B H��H�H�P(H�T$PH��H�@�H�T$(H�D$0DL������H���gL�`�H��L�������tչL��L�������t�H����1�ATH�\$L����L�L$H������AXAY��=�w�H��1�1�����Ã���j���H�t$(� �����߉D$H�D$ ���H�T$ ���<���H�|$(1�1��ֻ��H�D$ �D$����Hc�H��H\$0H����H�D$L��H�@ �ڼ��I��H�H����H�T$ H��H�CH�5���CH�=����H�SRH�D$ H���L�1�����D$,^_L��蚻��H���������\$H�T$L��Z0������,�L$1ۅ��&������4����f.�L���Ⱥ��L���@���L��踺���v���H�)�:H9�:wE�
�:H�=�:��H)��5��:Hc�H���X���H��tcH�H���:H���H���:H�C �|$H���:�����H��H�T$H+��:H��H�B8���f��K���H�D$������D$��tSH�T$L��1ۉB0����D$�����(����\$H�T$L��Z0�Թ����uV�D$����H�|$8��ɸ����H�5�:H�T$L��1�H���B0H��H�B8茹���D$��������:���1��D$�������ff.�SH��H�$H����L�ղdH�%(H��$1�I��H��H���LD�H��H���W1�H������1�H�����ZY����H��$dH3%(uH����[�莸��ff.���AUH��4L�-\�4ATM��hUH�-��SH��H��H�4�4�.�4R���I�uI�}�����������H��tFI�UH�xL��H��H�I��@H��@H)�H)�H�����H��й4I��HM9�u���n�H��H��tnD�H4L�@1���H���H�5"�H�=��=����E4�C4H��1�[]A\A]�f.�M�E�8H��H�5�H�=~������x���@��H�|�1�H��H�5��H�=y��Լ���f���H��1�H�=ǽ�Z�����uH��Ð1�H�=׽�B�������H���������H�WH�
H��t(H��1�f.��9��H��H�J�H��u��@1��D��H�WD�^H�
H��tiH��1�E1�McӀ9tEIc�A��L�L��H�� J��H�H�J�H�@H�H�J��`8�H�x H�x0�H(�@,H�
H��H��H��u�E�D�^1��ff.����H��1�H�=���J�������H�������ff.���UH��AWI��AVA�ֺ(AUATSH��H��H��XH������H�qH�������(dH�%(H�E�1����H������H����H������H�޹(H��L���H�����������1�L���H�H�3�^������H���%H���A����L��LF�L���ĵ��Dž��H���/A��H��p���1���H��H���H�A�GL�e�H������D��x�������������A�Dž��H��p���H��H������������H��ưH����H��H��������A�Dž��`�����������H������E1�E1�H��H�C E1�Dž����Dž����H�|0L���Dž��������DHcH��H�փz,u/H�z0H�Hw$H�R0Ic�L�>��fDH�����ɉ������H��H9�u���������������E�ۈ�����EDθ��DD�H������D��������@4�Ѓ�	�A	‰ȉ΃��։�������A����σ�E�ȉ�������A�������lj�D��A��D	�E��	���@����������ໃ������A������A��A��H��A�փ��A��D	�A����A��@��D	����A��D	�D�����������H��(���A��A	�������D�����A��P�����A������P���������P1������RARH������WH�=��V����N���H��p����@���|�������������������H������H�D��A���7A������tA�$����H������H�������L�����H��P�AM����������E1�����L�=��L��(�H������K��H�ƒx,�eH�P0���X��Ic�L�>��fDH�����������������Dž����A�����DDž����A���u���DH���g�����������W�����������I���f�H���D�������������	щ���������D��A��H��A�DD�����H�ɋ�������Ɂ�����	ʉ��������H����H�������H�������������fDH�����������H������v���fDD��A��H��A�DD��W����D��A��H��A�DD��7�����oA�@)���oNDž��)�����oV )�����o^0)� �����L��H�=�1�苽�����A�����H�]�dH3%(D���hH�e�[A\A]A^A_]�D�����H�
��A��A��A��H�t��L��1��Z���I��D9������q���L��H���^���A�Dž�uH������H������H�������ݯ��DH������[���H���H�yL��H��H�D��I�T�H�T�H��H)�H)�D�����H����D�����H�
�A��A��A���@���D�����H�
��A��A���$���D�����HcҾH�=�*H�RH���H��A��L��1�A���]������L�����M�����Hc�H�=~*�H�RH�9�H��L��1�� ������������E1�H�
eu	��A�����������E1�H�
]���A���u���D������H�
�X�b���A��������L�F��H���1�H�5��H�=�A������L�������A�$���A�D��D�H������H��\�����A�D�f�D�H������H��@���E��ƅ����A�Dž����Dž������������=���ff.�f���SH��0dH�%(H�D$(1�H� �:D�E��tx�@��uqH��tdH��t_����uWH��f�H�$�)D$L��H�@ H�L$H���R�����uH��t�T$�H�\$(dH3%(uH��0[�D������ސ�������脬��@��1��f���������fD��H��HH��(H�PH��0�H�P8H��8H�P@1��ff.���1������@��������fD��H�οH�B H�H��H�B�GH�B�B(1��b<�H�B0�f���1��f����ff.���USH��dH�%(H�D$1��9rH�$uH��H���N���H�SH��DPu�H�|$dH3<%(uNH��[]�H�{H��菫��H��H���t�衪���8"t�H�$H��t�8u�H��(1��E�������H��Ɔ(H��(H��(1�H����谺��1�H���f���H��1�H�=G��ګ����uH��Ð1�H�=W��«������H�������SH��H�$H�� dH�%(H��$1�H����H�\$I���1�H��H�
b������H��H�5���a���H��H��tQH��H�T$H�5�1�裩����t�D$����H��让���D$H��$dH3%(uH�� [�fD�������謩��ff.����AVAUATUSH���L��HH����H��H����A�Ņ�� D�CA����H�}A�$H��tA����A�ƃ���RL�EA��1��tH�վH�5��H�=Ͻ貮��E�4$D�CH��(H%����I�D$A����HcKH��HM@�Q(�� ����tA���DH��0I�t$8��tH��0H�� H	�I�D$�C��~O��H�� H�S H��H�|0f�HcH��H�ƃx,u�x(uHc@0L�I8H��I���@9uCH��H9�u�[D��]A\A]A^�fDA���H��0I�t$8���Y����Y���@A����H��0I�D$8D��[]A\A]A^�fDL�E�r1�H���H�5B�H�=P��c���D�C���A������e����dH�S�H�5�1�H�=�A������(����9�����H�'�H�5�1�H�=w�A���������
�����H���H�5��1�H�=��A������Ь�������H�ϼH�5��1�H�=�A�����褬�����ff.�@��AUATUSH��H���L��HH��tnI��H���ЉŅ�tH����[]A\A]�@H�{�7�����x3A�$I��(A�d$(�H%����I�D$H����[]A\A]�f.�H����[��]A\A]ý�����f.����W��~U��H�� H�G H��H�t0�
@H��H9�t/HcH��H�уz,u�H�z0u�H�xtظ�f.�1��ff.�f���AWAVAUATUSH���o$H�LcN�VA��I��LH@A��A�A(�T����L�� ��I�H��L��M�\�H@L9P(uHcH0I�Y8H��H��A8�(H��HL9�u�E1��D��I��I��1ۃ��D$�D��tS��A9_~7M�� Hc�H��I���x(tߋH,��u�H�x0wЉ�L���ѵ��A9_�H��[]A\A]A^A_�@H�@0H��t>H��uPE��tȀ|$u�A�L$4��u�H�p�H��v�H��v���u��o���f.�D�����u�A�T$4��t���H���s�����t�H�H�H���a����f.������Z���L�� A����A�����D��S��@�@L���H��PL�OdH�%(H�D$H1�H��H���"����H��������������H�T$HdH3%(uH��P[�谣��SH��H�$H�� dH�%(H��$1�H����H�\$I���1�H��H�
����P���H��H�5݊衤��H��H��tQH��H�T$H�5A�1������t�D$����H������D$H��$dH3%(uH�� [�fD����������ff.����AUATUSH��H���L��HH����H��H����A�ą�u_D�CA����H�}H��t]���A���Ņ�x_1��^H���H�5t�H�=;�����A�mH���������H#�(I�EH��D��[]A\A]���A��H��A��[D��]A\A]ùNH�+�H�5�1�H�=[�A�����萧���A������fD���F����AUI��ATA�#UH��S1�H������t[H��t8��9]~?Hc�H��H�� H�Ѓx(t�P,H�@0��u�H��w�I��sȉ�H���C���9]�H��[]A\A]�H��t�H��tH��t��@A�E(��~ƒ�u����ff.�@���F��~]UH��S1�H����H�x0t&��9]~-Hc�H��H�� H�Ѓx(t�x,uӉ�H��虱��9]�H��[]�D����ATHcFUL��HSHi��HG@H��h���u,H��(��A�$H����H	�H�� H�0I�T$[]A\�f����F����ATA�$UH��S1����tSH��t2��9]~9Hc�H��H�� H�Ѓx(t�P,H�@0��u�H��wȉ�H��蹰��9]�[]A\��H��w�I��r��f.��f.�DSH��H�$H�� dH�%(H��$1�H����H�\$I���1�H��H�
����@���H��H�5͆葠��H��H��tQH��H�T$H�51�1��Ӟ����t�D$����H���ޞ���D$H��$dH3%(uH�� [�fD��������ܞ��ff.����AUATUSH��H���L��HH����H��H����A�ą�tH��D��[]A\A]�fDH�}��������A�E�U$H��(I�E���uR��t<4t^H��5H��vT�C��~H��0I�U8��tH��8I�E@A�e(�H��D��[]A\A]�fD��t�H�q�H��w�f��C��~�H��0I�U8��t�H��8H�� H	�I�E8�@H��A��[D��]A\A]�A���������@��AUATUSH��D�g$D�FA��E����I��H��1��H��tj��9]~qHc�H��H�� H�Ѓx(t�x,H�P0u�H��tZ1�H����E��t
H�J�H��v"A�M4��uDH�J�H��vH��w4f.���H���֭��9]�H��[]A\A]�fD�E��u�H����	Є��[�����H��蛭����f�Hc�H�vH��HG@D�@E��tP�(L�H1�1�A���Hc�H��A�T��9�|����AD�9�����Ѓ�D9�u��D1��DSH��dH�%(H��$�1���\$H�\$H�t$�T$H�ߺ�L$萛��H�t$H�{��}���H�t$H�{��j����D$H�޹
H�=��@��@��@�����@���L$���T$������ω\$�������:�=��:��tB����:������:7H��$�dH3%(����H�Ġ[�@������������	��ǃ������:�
��:�=��:��td�����I��tA�H��t7�E��t-�F��t#����1��=9�:/���f���:�G���DA��A��A��wL���E��Kc�L�>����8������?��~����������>���:���@�:�f��<�v���fD�=�f���fD��t{D�΃�u��������9�A�����;�6���fD�>�&���fD�>��������u�/�:�P�vI��_D���������1����@�����
���D�θ9�������������������W������ATI��I����UI��I��I��SH��H�� H������A��A����H��H�=װ	‰�H����PH��H����PH��H����PH��H����PH��H����P1�萦��A�D$(H��0��~��u[H��(H�=8�]1�A\�d���@H��H��(H�=ۮ1�H��)�ރ����?����ff.�f����ھ:��t
1������������:SH����t���:9CP��[����������t�[�ff.�f���AWf�AVAUATA�UH��SH��HcEH�|$dH�4%(H��$�1�H�w@�D$,H�@H��ƅ(L�<H�t$@A�O(A�G )�$�)�$�H�D$A��A�\$���QH�H�D$�E�D$(����H�|$�D$o1�E1��D$mH�� E1�L���H���D$lA�H��(�D$n���D$k�D$pH��H��)�D$j���D$i�D$`H��H���D$ ��H�l$x�D$XH��H���\$H�˃��D$PH��H�����D$HH���|$(H���W���H���D$8H�E H�|0fDHcH��H�փz,uG�J(H�R0��������H�HH��w$Ic�L�>��f��D$mH���D$`A�� �H��H9�u��|$ H�l$xH�\$0�\$t H�D$8H�T$��H����H��H	�H�T$�|$it H�D$HH�T$��H����H��H	�H�T$�|$jt H�D$PH�T$��H����H��H	�H�T$�|$kt H�D$XH�T$��H���H��H	�H�T$�|$lt H���������D$nH#T$H��H	�H�T$�|$mtH�D$`H�T$��H��)H��)H	�H�T$�|$otH�D$pH�T$��H��(H��(H	�H�T$A��#u;H�|$�EH��H���HD�H��H���HD�H�T$�t
H��)H�T$A9���A1�E1�M���L$,�A��A����A��t�D�ME��~��D$1�E1�E1�M��f�H�� H��H�ƒx,u[�x(uUH�p0I�ULc�I��L�D9ru=Hc�H�|$A��H�@H��HG@H�@B�D��d����A��f.�H��9]��t$M���@���E9��7���M�E1�E��H�z�H�5>�H�=��w��������f�H��$�dH3<%(�
H�ĸ[]A\A]A^A_��H���D$j�D$P�F���fDH������L$n�D$l�%���DH���D$k�D$X����fDH���D$ �D$8A����f.�H���D$o�D$pA��@����f.�H���D$i�D$HA�����f.�I��I�oHc�I��MGH��McPF����L��A��F�����DtHBDŽ��A��IA�PH	�D����A	��J���f�H�������H��D�d$�.���fDA��~�F����E��t�1���H���H�5��H�=a��ܗ��������b���f��tH�D$���A�G�D$����H�� H��H������H#D$H	�H��H%���H����P��H��H	�H�D$�a���D�T$,H��L�1�L�\$(��A��H�=F�VH�6�H�5���:���L�\$0I�EH�|$(�D$$B�DH	D$@HcD$8H��H��H���X H�@(HcE�t$8H��H�@H��HG@_H�@AXD�T$,B�D����D$(�L$,�EH�D$H�L$0�EH��(H�|$@H����E1��L�%Z�H�D$H��(HcD$,H�@H��H�H��1�蹠��H������U��~Jf.�L��H��HcD H��H�� H�Ѓx,u�P(���3���jI��D9m�L�l$�EE1�L�5ΧL�|$I��(A����~mDH�� K��H�ƒx,uI�x(tCH�@0��w:��Ic�L�>��M��H�
XW	I��)A��fDH���H��1��ڟ��I��D9e�H�T$H�|$H���~���1����M��H�
F�I��A���M��H�
I��A���M��H�
��I��A���E��H�
���|���M��H�
~:I��A���e���E��H�
åA���R���f�HcUH�t$@H��H�@0H�RH��H��HDH�[�H�1��	������@H�H0L��H��1�����{���1���H���H�5;�H�=I��t�����������H�D$0E1�������������誎��f.���D�G�����E��~-H�O@�w(1�A��H�� ���9�|����AD�9�Ã�H��0D9�uٸ�����ff.���D�GA�@�9���Hc�SL�O@H�@�(�����H��A�T	 ��9�|<��A����AD�9�%�FA9�~5I�L	P���9�|����t9�[�f.���H��0A9�uи����[�D������f���1���x99w~4Hc��O(H�vH��HW@�R ��9�|������D�1�9����ff.����ATI��I��UHc�S�����H�TmH��IT$@9�~tD�R�����E��t^H�jE�L$(E1�1�A��f�Hc�H��H��H�J��A9�|#���%�AD�A9�A�@A9���A����D9�u������[]A\�D�B$1��D������Hc�L����H��H�� u�@1�1�1�A�c8�I�I�SA�C(I�s [1�]I�s0A�c8�A\I�CA�C,I�C@�fDH�����I�H�BI�C�BA�C(I�C A�C8��	�A�K8�D�)�tK�����H�� tZ����H�L��u'H�����Љ�H�~��H�L��uH��H�� u��1������u�Hc�H�@H��)H��H�H�P�@����� ���ff.���Hc�SI��H�@H��H_@H�H�H�CH�BH�B�C�r0H�B �G�b<��B(�z��K$H��t1�H�σ��H��u��A�C4[1��f���AWH��AVI��AUATE1�USH��(H�xHH�|$H�@H�|$H�xH�<$��H�D$�H4��u
�x8��H�D$E1�@D9��{D��H�,@H��Hl$H�}��H�}���UH�E���H�����E(������v<H��L�ME��jH�L$H�{�1�L��A��蝋��[A_D�]E���D�l$H�uE��E1�1�I������9�����H��H�.H�:��H�z�vA�D$(��t�J9����JA�|$��t���t0D�C�H�FI��N�D4;uE1�D�ZD9XA��E�H�� I9�u��DD���9��u���A��L��E��D�l$�Ã�v-E��t(L�MH�$L��E��H����1�A��虊���}��u���!�E �O�M���yE1�D�l$E����A9��WE��H�UA��I��B�D:u�D9��7D���
f���9�v�H�U��H��H�@u�L��r�pt�0�L��1��2H���A��D�D$H�L$L�M�߉��Y�M^���2M�$H���L��S�1�A��D�D$H�L$襉��I�t$_AXH�.�N���@H�D$H��M�$L��H�A��A��H�HS1�D�D$�_���I�t$AYAZH�.���DP�L��1�QA���2M�$H�S�SD�D$,H�L$ ����I�t$H�� H�.����f�D�l$H�D$A���P��A9�����D��L�ڡL�|$�����9�������؋uH�@H��L�;puދx 9} u�H�|$H��L�L��L�E1�A��H�OVL����{���XZL�r�H�|$�W�H�D$L�ME��L��H����A��H�H1��>����E �����@L�MH�$E��H���L��1�A���������H�D$L�ME��L��H�X��A��H�H1��܇���E�������H�EDH��t5H�D$L�ME��L��H�E��A��H�H1�虇���E��������E(�����L�MH�$1�E��H���L��A���^����}(��������L�
>A��vA�E�H�|$H�@H��L�H�D$E��L��H�~�A��H�H1�����H�}����L�MH�$E��H���L��1�A���׆�����L�MH�$E��H�#�L��A��识���E�������E(����E��uYH��(D��[]A\A]A^A_�H�HH�L��1��A���g����4���H��H�H�L��1��A��C������A������fD��SLc�H��D�����K�[H��HS@�R$H��t1��H�փ��H��u��[�ff.�@���G��~U��H�W@�(A��H�@H��H�J L�DP1�f����9�|����AD�9������H��0L9�u��fD1��f.���H�e�:�@1��f.��SH��`dH�%(H�D$X1���\$H�\$H�t$�T$H�ߺ�L$�&���H�t$H�{�����H�t$H�{������D$H�޹
H�=���@��@��@���������L$���ljT$����������\$���
��:���:�=��:��t'��3H�\$XdH3%(��u?H��`[�f.�����҃��S�:��%�ȉ?�:�D������謂��ff.����Hc�H��Hw@�N$I���t:H�v8��H��H�F<L��΄1�fD�f��t;Ou��H��HL9�u�)�A�x,1��f���A��A��Ic�H��uH��H�� u��A���tV����H���� t?D����Hc�H��u-H������E��H�pA��Ic�H��uH��H�� u��f���u�ø ��@���:�:��t
1�����������:SH����t>9CPu/H�SX������2��t%�
�:9�u�6fD9�t,H�����u���[��{�����u�ŧ:��1�[�@��AWE��AVAUATUH��SH��8Lc~�FH�|$(H�@M��I��H�L$ D�L$I��D$����M��E1�A���DA��A���A��t�D�ME�����D$1��D$D�|$M��fDH�� H��A��H�ƒx,���x(u~H�H0I�W8Hc�L�$�I��L��B>��D9�u\fA���t
A��D9���Ic�H��H�t78B�t&8�����|$�A��f��A��E��t
;D$�|����H��9]�S����D$D$M��D�|$�����H��A��M�E��P�1�H�57�H��H�=2��E���Y^�����H��8[]A\A]A^A_���D$�fDD�\$H��L�1��r H�=p�H���E��QH�5����AU���I�W8H�|$@�D$0L�H�B H��H	HcD$8H��H����H�|$8H�|$HH�� D�h H�@(HcEH�@I��H��H��@(u`H�@8D�\$B�D 8@����D�J>fA���uWE������D�MH�D$ H�
�E�ùH�5�H�=k��0�D$ P1��%���XZ�D$�E1�H��8[]A\A]A^A_�1�E��E�ùH���H�5��H�=�����������D�L$�{������AW�f�AVAUATUH��SH��H�w@D�]H�<$dH�%(H��$�1�HcEH�t$ ƅ(I��H��)�$�H�)�$��H4�X )�$��@0)�$�H�D$x��z��D$D�|$8��H�|$`E���e������D$hH�����E1�H�D$A��E1��D$@�D$0�D$�D$f�D$�D$4�D$<H�|$(���H�L$H��HcD
 H��H�� L��A�{,udA�S(I�C0���;���rH�T
(H��	w?H�5@�Hc�H�>��fDH���������1�H����H!�A��H��!H	�DH�D$H�D$9E�d���A���t51�H��$����<��t
����D���2	H��A9�}�D�d$<H�D$`HD$xE!�H��D�����tH��H��H��H����@0���A��tH��H��H��H��1ʃ���A��tH��H��H��H��8���A��tH��H��H��H��1ʃ���A��tH��H��H��H��1ʃ��gA�� tH��H��H��H��1ʃ� �HA�ĀtH��H��H�� H�� 1ʃ��)A��tH��H�� H�� 1Ш�D�\$4E��u%�E�tH�<$H��H���G4HEڨ��D9|$8�H�$I��L@@A�@(��T$8H�<$H�L$xH��D�L$D�D$D1��������D�|$1���H���H�5$�H�=��E���6���A���ttD�l$H�l$A�H��$�H�\$L��I��DA�,�1�A�ع�H���H�5��A��H�=������A9�t���pH��H��u�H�\$H�l$f�|$�� �D$D��t	A9���HcEH�|$ E1�L��(H��s�H��H�L��1�辉��H��覩���}��~G�L��H��HcD H��H�� H�Ѓx,u�P(���+����	I��D9}�HcEH�<$H��HG@�@(����	� ��
H�D$x�EH�D$xH��0�t$@�����D$u���0�T$�L$@��������1�A���H�-�H�5e�H�=o��z~���D$@�H��0�EH�D$`HD$xH��H	�I��H�D$H%���I��A��PE��I��I	�H�$M��L��(�@&tL��H��$f����L��E1�H���H��!���D$�E����H�� K��H�ƒx,�}�x(�sH�@0��	�f��Hc�H�>��@H���������1�H����H!�A�΀H�� H	��C���1�H����H���A�� H��H	��!���f�H�������A��H��������H��H!�H	����H�B�H=�����T$@�����1�H����H���A��H��H	�����1�H����H����A��H��H	�����1�H����H�����L$4A��H��H	��d���@1�H����H�����L$4A��H��H	��<���@H�B�H=����T$hA������H�t$ Ic�L�$H��H�H�4�IJ@L�J8I�4�D�f>E��f���tfA9�t
�A(�%L�Q8H��|$H���L$I��E�ы@8D�T$l�@AE���@AE�f�|$B�����L$���|$PB�����Ā���tBDŽ���|$���E��� DL$0�|$P�|$�L$0~F����E���MH�~ A�D�^@D	\$<H��H��H	L$x�N>�vD	t$DA��E	��t(H�t$(@��H���t	H9���@��H�D$(D������D�������D���H���L�T$X��H�5��D�L$TH�=v�Lc�1�L�\$HE����z��A���L�\$HD�L$TL�T$X�sE9�EL�E���1�L�T$XH�.�H�5f�D�L$TH�=m�L�\$H�qz��H�$L�\$HBDŽ��HcUL�T$XI�K0H�p@I��H��D�L$TH�|8Hc�HT$ H�4�H��H�J8H�Nj@8H�4��b���fDH�4$Ic�H��HV@�B( t[H�����H�UI�����?�JH������4��HF�IGу�Ƀ��&H���RH!�D�|$8H�T$x�h���H����������DE�����������f.������H��$�dH3%(�H��[]A\A]A^A_��H���E��H��$�H��$�H��$�H��$��b���fDHcUH�@0L��H�t$ H��H��H��HD8H�kc�H�1��������@A��1��GH�O�H�5��H�=1��x��������*���f�D�l$H�=��1��[H���H�5M�E���fx��H�$H�x@�E���������H�� H�U E��H��H�L0��H��H9��s���HcH��H�ƃx,u�x(u�LcEH�@0I��H��N�T8I��fD9H>v�H�D$ E�鹖H�x�H�5��H�=*�N�1��w��������M���DH�<$H��H
�G4HE����fD���)������!����D$@�
����D�D$H�
��@H����L��1�蚁��I��D9u�\���L��(H�$H��M��M��I��I��A��L��H�X@D��A��A�����H�=$�PL��H����PL��H����PL��H����PL��H����P1���~��HcEH��0H���D, ��1�L��H�=N���~���}L�%�~H���(L��1�H���~��9]�1�L��H�=�a�~��1���D�D$@�L��1�H�
p�H���膀������M��H�
Z�I�� A�����f�M��H�
�	I��A�����f�D�D$H�
��A���{���M��H�
��I��A���a����M��H�
"I��A���I���f�D�D$hH�
Ծ�/����M��H�
8�I��A�������M��H�
#�I��A�����f�H�H0H��L��1����������L��H�=o�1�H�����8}���b���H�D$xH����H���AVH�5ѽH�=[�H��%�I�NjD$LM��PD�t$H1�AVD��$��t��H�� E��t?M����A���:�D$hH��I9�����A��H�D$xH%��I	�L�t$xHcEH�<$H��HG@�@(�e����A��1��H���H�5'�H�=���<t�����������f��E�O���@L�D�L$l1���H���H�5�H�=ľ�s����������D1���H�z�H�5��H�=<���s��������U���D�D$D1���H�J�H�5��H�=ܿ�s��������%���1���H��H�5W�H�=)��ls����������f�1�A��A�ع�H���H�5$�H�=��9s������������L�1���H���H�5�H�=!��s����������f.��D$h������A���M���f�������^���fD�������E1�E1�H���D$0E1��D$<�|$�D$4�D$@�D$hf�|$�D$���DM��D�|$hI��������D$0A��D$h����l��1���H���H�5�H�=T��r����������ff.�f����w��~5H�W@1��J6f��t"�H��v9�t��9�t�
f��tH��@9�u��������f.����O�A�9�~J�F9�~CL�G@Hc�H��A�t6f��t'�9�t I�t���9�t���f��tH��@9�u��D������f���1���x9w~Hc��H��Hw@�V6f��u��1�9W������AWAVAUATI��USH��HH�HL�o@H�t$�}
�4�|$����E�t$L���D$E����H�D$ �*@A;D$tAH�D$ I��@H�D$ A9D$��	I�D$@H�|$ H���|$�oH���D06H�t$(f��u�I�}��I�EH���p�8��I�}��E�U$E���wfA�}4��I�}8�"fA�}4v3H��I�L$M�M1�jD�D$(�H���H�|$��k���D$,Y^fA�}6��A;l$��L��L�5���f���H��@A9l$��A�E ;C`u��{vfA9}6u�H�{Pu�I�}u�I�uH9sXu�H��L�K@I�L$L��PM�E�1�H�|$�,k���D$,A[A_�A�|$8�	A�l$L����f���D1�H��H[]A\A]A^A_��A�E$���p1�I�U8E1�D�|$�l$�-��@8D������A�E$�\$�I����D9���K��D�t$D��H��H�H�8�}�H@��tBA�u,	�9�t8I�L$�0H���1�M�MU�A��D�D$(H�|$�?j��I�U8_AXH�H�HH�����9��H�A�u4f��t�H>��f9�����f��f9��9f�x<�%���H��I�L$H����hA���0M�M1�UD�D$8H�|$(�i��I�U8H�� H�����fDH��I�L$�0�D�D$(A��1�A��H�|$H���ii��I�U8A[^H�H�HH���7����%���@H��I�L$�0A��D�D$(�1�A��H�|$H�ƻ�i��I�U8AYAZH�����H��I�L$M�M1�AVD�D$(H��k�H�|$A����h��I�U8AYAZH��B������I�L$VH���W�A���0M�M1�UD�D$8H�|$(�h��I�U8H�� H����DI�L$VH��k�WA���0M�M1�UD�D$8H�|$(�Ah��I�U8A�u4H�� H�f���6����H>����fDI�T$@H�|$(�l$<�l$D�|$�T:(���������������A�E(�E���I�L$M�M�1�D�D$H�|$H���g���D$A�M$������E1�D�|$<�DA��A9���D��I�E8H�,�H��H�(H�zu�B8u�A�_9�r�ɐ��9�v�I�E8��H��H��H�zu�B8u�H��x>f9z>u�H�p H�r t��z<f9x<u�I�L$�2�H���01�D�D$(H�|$M�M��f���D$,ZYA�M$�D�D$M�M�1�I�L$H�|$H�~�f��E�E$�D$E�������fDI�}8t7H�|$M�M�1�I�L$D�D$H�~�kf��A�}$�D$���b���fA�}4�����I�L$M�M�1�D�D$H�|$H��h�(f���D$�&���fD���&������/���I�L$M�MH���D�D$H�|$�1���e��A�E$�D$�����I�U8�B8�"H�<��e��H�D$0H���^E1�fA�}4�EL��E��I���A�u$����D$(E1�I�U8�A��E9u$��D��H��H��H��H>D9�u�@8tԋD$(����H�|$0��D�t$8E��I�܋\$H�D�H��H�D$�f.�H��H;l$tQ�EB�L"<9�t��u�H��I�OM�M1�AVD�D$(���H�|$H��H���d��_I�U8AXH;l$u��\$L��E��D�t$8HcD$(�L<A��H�|$0���@�D$(E9u$����fDA�E4A��D9�����M��H�|$0�b��A�E(������k���f�I�L$M�M�1�D�D$H�|$H���
d���D$���H��I�L$M�M1�hD�D$(�H��H�|$��c���D$,XZ����DI�L$M�MH�Pe�D�D$H�|$�c��I�E�D$H���c����U���DH�|$ L�
i[vM�M�I�L$D�D$1�H��dH�|$��Kc���D$�����I�L$M�M�1�D�D$H�|$H�ϴ�c���D$���M�MI�L$�1�D�D$H�|$H�We��b��E�M$�D$E�������;���I�L$M�MH�(�D�D$�����D$���������������I�L$M�M�1�D�D$H�|$H�w��zb���D$A�E$���I�T$@H�t$(�D$<�D2(�n����:���H�OH�|$H�*w1���.b��A�D$4��tbE�|$E���m���I�D$@�D$�f����D$I�L$H�|$H�4y1����a��E�\$�D$E���#���I�D$@�$���A�|$8t�A�\$�������D$��@��ATLc�UI��SH��H��LO@A�A6f��t<9Gt7A��1��H�ַH�5^�H�=���se��H�������[]A\�DE�Y$E���+M�Q8A�{�1�H�<�I�B<M����f��8f��t;{u��H��HI9�u�9����k$1�A��A���fD;{t��D9�t$Hc�H�<�M��A�x<f��uޅ�t����D9�u�Hc�H��M��I�I�x H�I�PH��H��H�QI�PH�QA�P8�A(��HE�H�q ����������q8҃���	�	��Q8��uE��@���Q8�����	�Q8���� t}A�A*t~���Q8�NfD��xtH��H�L$����H�SHH�L$H�H�4@H��H�2H�1H�r�R�a8�H�q�Q(H�AH�A H�A01��A,H�A@H��[]A\�f��Q8�����Q8�Ћk$M�A81�A��A���������Lc�D�WI��LO@A�A6f��t;D9�t6H��A��1��_H�y�H�51�H�=˳�Fc�������H���@I��$A�H�I�AH�BA�A H�B I�A�r0A�q(H�B��D�R(�����B<����	ȉ������AEȃ��	ȃ� �B<ueA�I$����I�q8��H��H�F<H��΄1��f��tD9�u��H��HH9�u�A�A,H��t1�@H�ǃ��H��u�Ήr41�����t
���B<�D���B<�x���D1��@��H�HcOH��HH@1��A(uy�W��~r��L�� H�G 1�I�H��L�L01�f�HcH��I��L9B(uHcR0L�Y8��H��I�ӋR8������H��I9�u�1�9����D���ff.���Hc�H��Hw@�F$��t3H�N8��H��L����H�Q<1���
f��t;Ou��H��HI9�u�V,H��t1�DH�փ��H��u������Hc�1�H��Hw@I��v(��u[A�H$��tYM�H8��H��I�A<M��Ʉf��f��t;Ou��H��HL9�u�1�9�}Hc�H��I�P8H�‹@8�������D1���ff.�����G��~EH�O@��H��H�tvH�Q61��D;OtH��@H9�t�
f��u�H��@��H9�u��D1��f.���H�=�:H��t��Y������H��:ATUSH�x�H���41�A�E1�A�H��H�=�1��?H�5����_����1��у��������u�=t�4�@Hc��kZ��H����H��*���H��~:H�c�4L����%f.�A����EωH,H��@H��@�I9�t=@��u�fofoJfoR foZ0HP X0A��u��@,?�fD1�[]A\Ð�
��̃�?A��A�ĉ
��4D���݉��4����������ff.�@��S�V����u,H��:�R��~#��t���	v�
���������[�@�����[�f���H�E:�@1��f.����AWA�f�AVAUATUSH��H��HcCL�w@H�|$ D�KdH�4%(H��$�1�H��H��)D$@L�ƃ(Ƅ$��H4�h )D$PD�X0A��)D$`A�H�)D$p�L$,H����H�T$8E���~E1�M��E1����H��$�E1��D$(E��H�D$�f�����H�T(H����H���oH���5H��u1�H�����L$(H����H��H	�@I��D9c�2L��H��HcD H�<�H�� L�,�A�},u�A�}(I�E0���o���H��H��I�|28H�<�H�T$ D�>Hr@���tA9�t
�F(�HIc�H�L�F8�T�@H��I�����T�@�@8��D�`���H�H�|$�1�H�GL�T$I��D�L$D�\$�f��HcsL�T$�I�U0D�L$Hc�D�\$H��H��I�D8H��H�B �J>DJ@DZDH��HD$8��D��H�D$8H��A	�H	�D9c����E��M��A��tH��H������D�ȃ���t���vA��t����dA��t���RD9D$,tH�L$ H��H�A@H�@(tE��u7�T$,H�|$ H�L$8A�����H��D�\$D1�A������D�\$����E��tD9\$(�
HcCL��(�E1�H�4OL��L�=�kH��I�1��Oe��H���7����{��~@L��H��HcD H��H�� H�Ѓx,u�P(��������I��D9k�H�T$8�s�CH��H	�I��H��I��H%���A��PE��I��L	�I��H��(����D$����M��I��D��E1���D$L��H�����D$L��H�����D$�;fD��u"D�D$H�
޶H�kf�L��1��Qd��I��D9k��H�� K�D�H�ƒx,u܃x(t�H�@0������u�D�D$H�
{j뚐H�����H�D$8D�t$,�e���D������D�D�`E����1���H���H�5޻H�=�k�XY�������H��$�dH34%(�BH�Ę[]A\A]A^A_��H������҃L$(H��������H��H!�H	�����f�1�H����H�����L$(H��H	����1�H����H����L$(H��H	�����������D�D$H�
V����M��I��D����D$L��H�����D$L��H�����D$f.���H��@��A���HcCA�L��H�=�H��A�4�D$P�D$0P�D$,P�D$8P1��6`��H��01����HcSH�@0�L��H��H��I�L8H�wBH��H�1��&b�������H�H0L���L��1��
b�����DD�D$H�
�c���1���H��H�5�H�=#��~W��������$���1���H���H�5ٹH�=ȡ�SW���������������������������D$(E1����1�E�ع�H���H�5��H�=F��W�����������RQ��f���H��w:�@1��ff.�����wHc�H���*H����1��f.���H�uw:�@1��f.����H�Uw:�@1��f.����H�5w:�@1��f.����H��������uH�w:�xu�8:������H���f��������f���H��v:�@1��f.����H��v:�@1��f.����H��v:�@1��ff.���H���S����uH�hv:�x������H������H���#����uH�8v:�x������H������H�v:�@1��f.����H��u:�@1��f.����UH��(SH��H��HcFH�W@H��Ɔ(H��H�H��H�H �FH��(H��1��^��H��(H��1�H�=r`H���\��H��1�[]����H�������u4H�Hu:�zu"���*��|wH�
�`Hc�H�>��������H���fDH�=�/���4H�=��4H���H�5�/���4H�5��4H���H�5Y/�k�4H�5��4H�����H���c����H��t:t�xu�8-������H���f��������f���H���#����H�Zt:t�xu�8>������H���f��������f���H��������H�t:t�xu�8?������H���f��������f���H�������H��s:t�xu�8W������H���f��������f���H���c����H��s:t�xu�8�������H�������������H���#����H�Zs:t�xu"�1���Ot1���V����H���f��������f���H��������H�
s:t�xu�8U������H���f��������f���AWE��AVAUATUH��SH��8Lc~�FH�L$H�O@L��I��H�|$ L�D$(IωD$����M��E1�A���DA��A���!A��t�}�����$1��D$f�H�� H��A��H�ƒx,uX�x(uRH�P0Hc�L�$�I�B8I��L��x>D9�u3fA���t
A��D9��Hc�H��H�|98B�|'8��uf��uq�H��9]��D$$�B���A��AVM�E��P�S1�H�5�`H��fH�=qb�P��Y^�����H��8[]A\A]A^A_�fD�$��D�\$H��L�E��L�T$�7H�5l`H�=ٙ�p 1�RH�\fAU�UP��L�T$(L��H�L$8L�D$H�D$$IR8H�B H��H	H�D$@H�H@HcEH��H�t8L�H�F(��H�� I8H��H!�I�H�F0��H�� IpH��H!�I�@HcD$0H��H��H��D�h H�@(H��$��t$0H�� �HcEH��H��H�@(u`H�@8D�\$B�D 8@�����D�J>fA���uWE���z���D�MH�D$H�jeE�ùWH�5V_H�=���0�D$P1��EO��XZ�D$�E1�H��8[]A\A]A^A_�1�E��E�ùKH�eH�5
_H�=���O��������D�L$�{������AWf�AVAUATUSH��H��HcFL�@H�|$dH�%(H��$1�H��H��Ɔ(L�Ƅ$��H4)�$�D�h �D$l��H(L�l$I����)�$����t$4�p0��)�$��L$P�K)�$�)�$�)�$�H�D$HL�l$X�t$(���gE1�������D$,1�D�t$ �ƉD$$�D$Tf�D$L��M��I���H��H��HcD H�<�H�� L�$�A�|$,��A�|$(I�D$0��t*����H�|(H���zH�
�bHc�H�>��H��H��I�|8L��H�|$A�H>HW@D��f���tfD9�t
�B(��H�z8H�E��H�4�M��H�4��|$�v8@��@AE����f�|$B����D�_F�����mH��H�B8H�4�F8�BDŽ��A���H�F(��H�� H�$�H��H!�H��$�H�F0��H�� H�$�H��H!�D��H��$�I�@ H��I	Ǹ��	D$ H�D$�@&�A�B ��7L��H�T$E1�H��%���?H	�H�T$I�H��6�1�H��$�rV��HcSI�D$0D���D$lHc�H��H��M�\
8I�Ë@D	D$(H��9k�	���D�D$$L��D�t$ M��I��A���td1�H��$����<��t
����D����
H��A9�}�Hct$$1ɿ�L���<��tA��A��E����
L�AH9�u�H��I�D�H$E��t D;t$4��E�����L$l����T$(��@�T$u�D$,@���T$(���T$ ��	�t$,�t$(�pH�T$�B&t9�T$H��5H��w*H��$�H����
��$���tH��H��$�H��1�E1�H��(H��>H��L�5b[��T��H����t���C��~D@L��H��HcD H��H�� H�Ѓx,u�P(���S����I��D9c�L�t$X1�M���H��_H�5ZM��H�=�]M	��J��I��H��$�H��$�Ll$�CH��L��(H	�u
D�d$PE��t!�CH��0H��t�CH��8H�t$HH��tHcC�P�SH���(�D$TL�d$HE1�D�C��I�� �D$A��E����H�� K��H�ƒx,���x(�{L�@0A����H��^E��Jc�H�>��L��H��H	D$�����H������I�NjD$4�D$lH���D$ 9k�������f�A������B�����������M�1���H��^H�5�XH�=o��H�����������H�V^��D�T$D�D$0A��1�H�5hXH�=�L�T$8D�\$@�VH���|$$�D�\$@L�T$8D�L$D��D$$�T$09�L‰D$$D�D$$��1�D�L$DH��]H�5XL�T$8H�=�D�\$@�G��HcD$0HcSD�L$DL�T$8H��D�\$@DŽ��I�D$0I�L8H�4�H�L��H�t$HV@���DH����H�����$���	Ȉ�$�9k��������f�H����H��������$����	Ȉ�$�9k�d����V����H��@�w
��$���?H��H�L$���L$,@f%��D$P	�f��$�9k�������H���
��$���H��H�L$�L$, ���D$P	�@��$�9k��������H��?��	��$���H��H�L$�?�L$,���D$P	Ȉ�$�9k�f����X����H����H��������$���	Ȉ�$�9k�4����&����H����H��������$���	Ȉ�$�9k���������H�G�H=���f��$�H���L$,9k�������fDH����H����
H��H���L$,H��%�����?H�?����H#L$HH��H�� H	�H��������H!�H	�H�D$H9k�O����A���f.�H����\�D$�L$,�H�������D$TH��H��$�9k��������$�H����H����	Ȉ�$�9k��������@H���,	��$���H����%�?��	lj���$�������$�9k������y���f�H�G�H=��4	@���L$,@H������$���
����	lj�$�9k�?����1���f.�H���O��$����L$, H���?�D$PH�L$���	Ȉ�$�9k�������@H������$����L$,H��H�L$���D$P	�@��$�9k��������fDH����H�D$���L$,H��H��H%����H	�H�D$9k�Z����L���DH����l@���L$,H��H��������H��H#D$H	�H�D$9k��������DH��H�|$�����G&��Hc�H��HO@�A ��kH�L$H��H����H	�H�L$�fH��H�|$�����G&�Hc�H��HO@�A ���H�L$H��H��H	�H�L$��H�������$�H�������	ǃ� @��$�9k�B��4���DH��I��1���M�DH�5�QH��WH�=�T��A�������H��$dH3%(�nH��[]A\A]A^A_�H���H��$�H��$�H��$�H��$��D$0�D$$�[���H�L$H��H����H	�H�L$�L$,H��9k�|��n����H�L$H��H���H	�H�L$�L$,H��9k�F��8�����D$,���T$(���������D��$�H�
7QA��@H�<M�H��1��"K��I��D9s�T���H�D$L�l$pH�D$xH��H����H�T$pH��H�|$��1����D��$�H�
�PA��A���D��$�H�
zPfA��A��?�l���D��$�H�
YPA���S���D��$�H�
CPA��A���7���D��$�H�
QPA��A������D��$�H�
0PA������D��$�H�
PA�����D��$�H�
�A��A������D��$�H�
�OA��A�����D�L$ E�������D��$�H�
�O���D�D$H�H��1�H�
�OH��OA��E	��I���t����L$�H��1�L��$�H��KI��H�
9OE���eI���>���D�T$E���0���D��$�H�
OA��
E�����D��$�H�
�NA��A�����M��H�
�NI��A������M��H�
��I��A�����E��H�
n�A�����D��$�H�
�NA��A�����H�T$M��B&�oHcCH��HB@�@ ��YI���TH�T$�B&�*HcCH��HB@�@ ��E��H�
��A������@HcSH�@0�H��H��H��M�\8H�o(I��H�1��H����H�H0L��H��1��H���d�A�ȹ�1�H�mSH�5�MH�=��=����������A�ȹ���HcC�OH�6SH�5[MH�=QH��M�1��I=��������Y���1���H�SH�5&MH�=ê�=��������.���HDŽ$�;�F�M��H�
��I��A������I��A��H�
�H���LH��RH�5�L1�H�=�N�<�����������1���H�oRH�5�LH�=��<����������D1t$4D�L$H�D$pH�L$pH��H��H�D$tP�T$DH�|$L��$��F�_AX���U���HcCLl$pH��L��p$���������D$r�L$qH��H�=�O�T$xHcsH�\$A��A����H����A��Hs@A��A���6��$�A��VL��P1���C��H�� 1�����D�P$L�l$XE��u�D$T�����D$,�R�A����D$T�����D$,���1���H�4QH�5YKH�=N�Q;��������a���1��~H�	QH�5.KH�=�M�&;��������6����D�?���1��"H��PH�5�JH�=�L��:�����������1��cH��PH�5�JH�=+M��:�����������1���H�~PH�5�JH�=�M�:����������D�D$(1���H�NPH�5sJH�=���k:��������{����4����1�H�PH�5CJH�=�M�;:��������K�������f.���Hc�1�H��Hw@�F)uHc�H��H�V8H�‹@8�������ff.�f���UHc�SH��H��H��HG@D�X$E���L�P8A�K�H��M��ʄI�B<1ɐD�fE��tD;Gu��H��HI9�u�9���1���D;Gt��D9�t%Hc�L��O��E�A<fE��u܅�t����D9�u�Hc�H��M��I�I�I H�I�QH�SI�QH�K H�SA�Q8��uH��H�K H��tN����C(�������K8҃���	�	ʈS8H�C01��C,H�C@�c8�H��[]��I�I(H�K �fD��x:H�oH�S���H�H�@H�T�H�
H�H�J�RH�CH�K�S(H�C �c8��L�H81��%������SH���BH��LcS�JA���A��I��LW@���@��A�2��A����A��A��W�~A��WH�=NPH�61��@��H�� �{tEH��0H��H�=BN��I��I��H�����I��PI��
H���1���A��E���?��XZ[�f.���SH���BH��LcS�JA���A����I��LW@H����A�2�~A��A��A��A��WH�=ohPH�61��T?��H�� �{tJH��0H�=�h1�H���H�� ����?�#?��H��8H�=Am1�[���?�?���[�f.�@��SH��H���BLcS�J�A��A����I��LW@H����A�2�~A��A����A��A��A����A��E��ARA����A��A��ARWH�=,}PH�61��q>��H��0�{t7H��0H�=q}[I���A��@��I����A��1�E���6>��fD[�f.�@��H��HcvI���B�E�BH��Hw@A�����6A�rA������A��H�=$�V���@������VI�2P1��=��H��(�f.����SH���BH��LcS�JA���A��I��LW@���@��A�2��A����A��A��W�~A��WH�=QKPH�61��N=��H�� �{ttH��01�H�=��I��H���I��H�����A��?�=���{t@H��8H�=��1�[I��H��A����I��H����A��A����<���[�f.�@��SH���BH��LcS�JA���A����I��LW@H����A�2�~A��A��A��A��WH�=ePH�61��d<��H�� �{tJH��0H�=�e1�H���H�� ����?�3<��H��8H�=Qj1�[���?�<���[�f.�@��SH��H���BLcSD�B�A������I��LW@H����A�2�~A��A����A��A��A����A��E��ARA����A��A��ARWH�=��PH�61��;��H��0�{t7H��0H�=�z[I���A��@��I����A��1�E���F;��fD[�f.�@��H��HcvI���B�E�BH��Hw@A�����6A�rA������A��H�=4�V���@������VI�2P1���:��H��(�f.����H��HcvH��D�B�J�H��Hw@E��A���6�pA��A��A��H�=��VH�01��r:��H���f.���SH���BH��LcS�JA���A��I��LW@���@��A�2��A����A��A��W�~A��WH�=HPH�61��9��H�� �{ttH��01�H�=D�I��H���I��H�����A��?��9���{t@H��8H�=J�1�[I��H��A����I��H����A��A���9���[�f.�@��SH���BH��LcS�JA���A����I��LW@H����A�2�~A��A��A��A��WH�=/bPH�61��9��H�� �{tJH��0H�=Tb1�H���H�� ����?��8��H��8H�=g1�[���?��8���[�f.�@��SH��H���BLcSD�B�A������I��LW@H����A�2�~A��A����A��A��A����A��E��ARA����A��A��ARWH�=��PH�61��18��H��0�{t7H��0H�=1w[I���A��@��I����A��1�E���7��fD[�f.�@��H��HcvI���B�E�BH��Hw@A�����6A�rA������A��H�=�}V���@������VI�2P1��7��H��(�f.����H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=`�VI�2A��P1��7��H��(���H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=x�VI�2A��P1��6��H��(���H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=�VI�2A��P1��X6��H��(���H��HcvH��D�B�J�H��Hw@E��A���6�pA��A��A��H�=��VH�01��6��H���f.���H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=�VI�2A��P1��5��H��(���SH���BH��LcS�JA���A��I��LW@���@��A�2��A����A��A��W�~A��WH�=1CPH�61��.5��H�� �{ttH��01�H�=t�I��H���I��H�����A��?�4���{t@H��8H�=z�1�[I��H��A����I��H����A��A���4���[�f.�@��H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=��VI�2A��P1��H4��H��(���H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=VI�2A��P1���3��H��(���SH���BH��LcS�JA���A����I��LW@H����A�2�~A��A��A��A��WH�=�\PH�61��3��H�� �{tJH��0H�=�\1�H���H�� ����?�S3��H��8H�=qa1�[���?�83���[�f.�@��H��HcvH��D�B�J�H��Hw@E��A���6�pA��A��A��H�=U�VH�01���2��H���f.���SH��H���BLcSD�B�A������I��LW@H����A�2�~A��A����A��A��A����A��E��ARA����A��A��ARWH�=��PH�61��A2��H��0�{t7H��0H�=Aq[I���A��@��I����A��1�E���2��fD[�f.�@��H��HcvI���B�E�BH��Hw@A�����6A�rA������A��H�=�wV���@������VI�2P1��1��H��(�f.����H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=�VI�2A��P1��(1��H��(���H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=H�VI�2A��P1���0��H��(���SH���BH��LcS�JA���A��I��LW@���@��A�2��A����A��A��W�~A��WH�=�JPH�61��^0��H�� �{��H��01�H�=�JI��H���I��H������?A���0���{twH��8H��H�=�J��I��I��H�����I��PH��I����H��H��A��A������PH��H��%�PH��H��	%�PH��H����P1��/��H��0[�f.�D��H��HcvH��D�R�J�H��Hw@E��E��6�pA��A��A��A��A��H�=�V�pA��V�pVARH�01��+/��H��8�fD��H��HcvH��D�B�J�H��Hw@E��A���6�pA��A��A��H�=U�VH�01���.��H���f.���H��HcvH��D�B�J�H��Hw@E��A���6�pA��A��A��H�=m3VH�01��r.��H���f.���H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=�]VI�2A��P1��.��H��(���SH��H���BLcSD�B�A������I��LW@H����A�2�~A��A����A��A��A����A��E��ARA����A��A��ARWH�=ԷPH�61��-��H��0�{t7H��0H�=�l[I���A��@��I����A��1�E���F-��fD[�f.�@��H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�= �VI�2A��P1���,��H��(���H��HcvI���B�E�BH��Hw@A�����6A�rA������A��H�=��V���@������VI�2P1��p,��H��(�f.����H�E:�@1��f.����H��D:�@1��f.����H��D:�@1��f.����H��Hcv�BI���J�H��Hw@A��A���6��A�rA����A��A��H�=h�VI�2A��P1��+��H��(���H�UD:�@1��f.�����W1��������ff.�@���G��9�~
�F�fD������f���1���x1�9w���ff.�f���Hc�L��2HiƨI�|(��I�D@E1��H��A��H�x�u�D9�}lHc�Hi��Hw@H�RH��H�p(�x8H�1H�p0�@<H�AH�q���A8H�y ���A(��	�A8�A,1�H�Q0H�A@�a8��D)�H�V�1H�AHcҀa8�H�4RH�Q H��H�0H�1H�p�@H�q�A(�DE1��G������Hc�L�G@HiɨI�I�H�I�@H�BA�@��A@H�BH�B �G�b<��B(H�E�1H�|(�r0t*H�D@1�����H���qH�x�u�1��J4���1��J4�D��Hc�H��1Hi��H�|0(t+H�T0@1��f.���H���HH�z�u��@��f���AWAVAUATUS1�H��hD�vƆ(H�D$HE����A�V��D$PE1�H�F H���D$ D��1��D$(L�D0I��E1�H�� �D$L��E1��D$@E1�L��A��D$I���D$0�D$_�D$:�D$�D$^�D$]�D$;�D$X�D$<�HcH��I�Ѓz,u_�z(���c����H�z0H�x��H�R0Ic�L�>��D�T$H��EE�AE�AEӈT$�T$ AEӈT$ H��H9�u��|$;L��A��tH�D$0H�\$����H��H	À|$]tH�D$H���H�H	À|$^tH�D$@H���H��H	�H�D$H��H��E��HEŀ|$H�D$H��|$:��H�L$HH�D$PH�ʃ�H��H���H	Ѐ|$_HD�H�D$HE���D�~L�%��1Hc�E����Li¨K�|(t[K�L@1�@H����H�y�u�HiʨA�D<��K�LT��D�H��A���YA��A9�u�fD�����H��h[]A\A]A^A_�@H���D$;�D$�|$A��@�|$0����H���\H���e������D$_A��@�|$P�H����T$:H��EE�AE�AEӈT$:�T$(AEӈT$(����fDH���D$^�D$�|$A���D$]@�|$@��H�J0IcQHiҨH�IH��H�
J�1HʋJ8H�z(�ƒ���t��A	����@��~+��t'����D$<��	T$X�������n���Ic�I��H�@Hi¨H��A�L8���A��Ic�A��H��H�D�H L�@(D�v�L$<H������D$XE��I��	����H��H��H	�HiʨH	�H���L�L	ËA��?H��H	ËAH�������H��
I��H�D$H��L	�A��H!�A��I	Ń�%uD��H�����H��	H	�HiҨI��1�1�L��(�L��I�H�u�&��L���F��A�FL����~:DH��I�� H��IcD H��H�ʃz,u
�z(��H��A9n�I��H��L��1�I��H��H�
U�H�=(A�����E���&��A��L��1�H�
|eH�(��%��M��L��1�I��H�
U��A��H��'E��D�\$��%��M��L��1�I��H�
Ѻ�A��H��'E��D�L$�%��M��L��1�I��H�
���A��H��'E��D�T$�n%��H��L��A��D�\$$I��(H��L��M��0I��8��H��A�FH�=n�ASD�T$ARD�L$(AQE��PL��H��
��PH��H����?PH��H��	��PH��H����PH��H����P1��"��H��PL��1�H�=f&�"��H��h1�[]A\A]A^A_�fDIcVH�@�L��Hi¨L��H��I�L(1��$��L�������D$<E1�E1��D$X�F�t��
����������������U���E1�1����H�D$ H�T$H��H����H��H	�H�T$H�\���H�D$(H�T$H��H����H��H	�H�T$H�B���ff.����AWAVAUATUSH��(H�GD�GH�D$E���!H�t$L�-�11�H�|$�D$DE1���L��E1�D��E1�A���1f�H�{�%�{���C������A��H��A��tH�H��u�A��A��H��A��u�D��A���A��~)M�M�D�D$�1�H�L$H�|$H��������E����H�T$�D$�D$9B�@I���L����I�ŨH����"���M�M�D�D$�1�H�L$H�|$H�����!����@�3M�M�H�3�1�AV�A��D�D$H�L$ H�|$����XZ���PM�Mؾ1�AVD�D$H��A��H�L$ H�|$���Y^���@M�M�D�D$�1�H�L$H�|$H���������f.��|$L�
Z~M�M�H�D$D�D$��H��H�|$�H�H1��5�������������u1�H��([]A\A]A^A_�fD��H���Ï����u%H��7:�xu"��B���������	�����H���D�������f���H���s�����u$H��7:�xu"��B�����1�����!��H���fD�������f���H���sx����uH�H7:�8�������H���D��UH��(SH��H��HcFH�W@H��Ɔ(H�@H��H�H�D
�H�FH��(H��1��X ��H��(H��1�H�=�!H���
��H��1�[]�@��H����w����uH��6:����t��������E�H���f.����H���J�H�=C1	H�01������H��H���%s::%s:.pfmlib_common.cRAW_UMASKfailureLIBPFM_VERBOSELIBPFM_DEBUGLIBPFM_DEBUG_STDOUTLIBPFM_FORCE_PMULIBPFM_ENCODE_INACTIVELIBPFM_DISABLED_PMUS%s (%s.%d): trying %s
%s (%s.%d): activated %s
PMU forced to %s (%s) : %s
, 	
::%s (%s.%d): %d %d %d %s
unknown error code%s (%s.%d): %s  %#lxinvalid pattrs for event %d
event %d duplicate pattrs %s
%s::%s:%scannot encode event %s : %s
pmu id: %d :: no name
pmu: %s :: no description
pmu: %s :: invalid PMU id
pmu: %s :: no events
pmu: %s :: duplicate name
pmu: %s :: duplicate id
not supportedinvalid parameterspfmlib not initializedevent not foundinvalid or missing unit maskout of memoryinvalid event attributeinvalid event attribute valueattribute value already settoo many parametersparameter is too smallNo OS (raw PMU)%s (%s.%d): %d %d %d %d %d %s
%s (%s.%d): cannot mix raw umask with umask
%s (%s.%d): PMU %s does not support RAW umasks
%s (%s.%d): raw umask (%s) is not a number
%s (%s.%d): cannot find attribute %s
%s (%s.%d): too many attributes
%s (%s.%d): pfmlib_check_struct: user size too small %zu
%s (%s.%d): pfmlib_check_struct: invalid extra bits
%s (%s.%d): OS layer %s activated
%s (%s.%d): default OS layer: %s
%s (%s.%d): too many events for %s
%s (%s.%d): max encoding too high (%d > %d) for %s
%s (%s.%d): %s PMU not exported by OS
%s (%s.%d): %d PMU detected out of %d supported
%s (%s.%d): %d PMU blacklisted, skipping initialization
%s (%s.%d): %d %d RAW_UMASK (0x%x)
%s (%s.%d): PMU %s does not support PFM_OS_NONE
pmu: %s :: initialization failed
pmu: %s :: max encoding too high
pmu: %s :: missing pmu_detect callback
pmu: %s :: missing get_event_first callback
pmu: %s :: missing get_event_next callback
pmu: %s :: missing get_event_info callback
pmu: %s :: missing get_event_attr_info callback
pmu: %s :: no os event encoding callback
pmu: %s :: max_encoding is zero
invalid combination of model specific featurespfmlib_validate_encodingpfmlib_parse_event_attrpfmlib_build_event_pattrspfmlib_parse_eventpfmlib_pmu_activatepfmlib_pmu_sanity_checkspfmlib_init_pmuspfmlib_init_ospfmlib_check_structpfmlib_raw_pmu_encode??pfmlib_perf_event_pmu.c/proc/mountsdebugfs/tracing/events..%s/%stracepoint%s/%s/idcpu/sys/devices/%s/events/%sperf_events generic PMUperfslotstopdown-retiringtopdown-bad-spectopdown-fe-boundtopdown-be-boundPERF_COUNT_HW_CPU_CYCLESCPU-CYCLESPERF_COUNT_HW_INSTRUCTIONSCACHE-REFERENCESPERF_COUNT_HW_CACHE_MISSESCACHE-MISSESBRANCH-INSTRUCTIONSPERF_COUNT_HW_BRANCH_MISSESBRANCH-MISSESPERF_COUNT_HW_BUS_CYCLESBUS-CYCLESSTALLED-CYCLES-FRONTENDIDLE-CYCLES-FRONTENDSTALLED-CYCLES-BACKENDIDLE-CYCLES-BACKENDPERF_COUNT_HW_REF_CPU_CYCLESREF-CYCLESPERF_COUNT_SW_CPU_CLOCKCPU-CLOCKPERF_COUNT_SW_TASK_CLOCKTASK-CLOCKPERF_COUNT_SW_PAGE_FAULTSPAGE-FAULTSCONTEXT-SWITCHESPERF_COUNT_SW_CPU_MIGRATIONSCPU-MIGRATIONSPERF_COUNT_SW_PAGE_FAULTS_MINMINOR-FAULTSPERF_COUNT_SW_PAGE_FAULTS_MAJMAJOR-FAULTSPERF_COUNT_SW_CGROUP_SWITCHESCGROUP-SWITCHESPERF_COUNT_HW_CACHE_L1DL1 data cacheread accesswrite accessprefetch accesshit accessmiss accessL1-DCACHE-LOADSL1 cache load accessesL1-DCACHE-LOAD-MISSESL1 cache load missesL1-DCACHE-STORESL1 cache store accessesL1-DCACHE-STORE-MISSESL1 cache store missesL1-DCACHE-PREFETCHESL1 cache prefetch accessesL1-DCACHE-PREFETCH-MISSESL1 cache prefetch missesPERF_COUNT_HW_CACHE_L1IL1 instruction cacheL1-ICACHE-LOADSL1I cache load accessesL1-ICACHE-LOAD-MISSESL1I cache load missesL1-ICACHE-PREFETCHESL1I cache prefetch accessesL1-ICACHE-PREFETCH-MISSESL1I cache prefetch missesPERF_COUNT_HW_CACHE_LLLast level cacheLLC-LOADSLLC-LOAD-MISSESLast level cache load missesLLC-STORESLLC-STORE-MISSESLast level cache store missesLLC-PREFETCHESLLC-PREFETCH-MISSESPERF_COUNT_HW_CACHE_DTLBDTLB-LOADSData TLB load accessesDTLB-LOAD-MISSESData TLB load missesDTLB-STORESData TLB store accessesDTLB-STORE-MISSESData TLB store missesDTLB-PREFETCHESData TLB prefetch accessesDTLB-PREFETCH-MISSESData TLB prefetch missesPERF_COUNT_HW_CACHE_ITLBITLB-LOADSInstruction TLB load accessesITLB-LOAD-MISSESInstruction TLB load missesPERF_COUNT_HW_CACHE_BPUBranch Prediction UnitBRANCH-LOADSBranch  load accessesBRANCH-LOAD-MISSESBranch  load missesPERF_COUNT_HW_CACHE_NODENode memory accessNODE-LOADSNode  load accessesNODE-LOAD-MISSESNode  load missesNODE-STORESNode  store accessesNODE-STORE-MISSESNode  store missesNODE-PREFETCHESNode  prefetch accessesNODE-PREFETCH-MISSESNode  prefetch missespmu: %s event%d: :: no name (prev event was %s)
pmu: %s event%d: %s :: no description
pmu: %s event%d: %s :: invalid type
pmu: %s event%d: %s :: numasks too big (<%d)
pmu: %s event%d: %s :: overflow umask idx defined but not needed (<%d)
pmu: %s event%d: %s :: ngrp cannot be zero
pmu: %s event%d: %s :: ngrp must be zero
pmu: %s event%d: %s umask%d :: no name
pmu: %s event%d:%s umask%d: %s :: no description
pmu: %s event%d: %s umask%d: %s :: invalid grpid %d (must be < %d)
pmu: %s event%d: %s :: numasks (%d) invalid more events exists
%s (%s.%d): no default found for event %s unit mask group %d
%s (%s.%d): added default %s for group %d
%s (%s.%d): unsupported event type=%d
%s (%s.%d): cloning static event table
%s (%s.%d): idpath=%s:%s id=%lu
%s (%s.%d): perf::%s not available
%s (%s.%d): no core CPU PMU, going with default
%s (%s.%d): guessing plm from %s PMU plm=0x%x
/proc/sys/kernel/perf_event_paranoid/proc/sys/kernel/perf_counter_paranoidissue slots per logical CPU (used for topdown toplevel computation, must be first event in the group)topdown useful slots retiring uops (must be used in a group with the other topdown- events with slots as leader)topdown wasted slots due to bad speculation (must be used in a group with the other topdown- events with slots as leader)topdown wasted slots due to frontend (must be used in a group with the other topdown- events with slots as leader)topdown wasted slots due to backend (must be used in a group with the other topdown- events with slots as leader)PERF_COUNT_HW_CACHE_REFERENCESPERF_COUNT_HW_BRANCH_INSTRUCTIONSPERF_COUNT_HW_STALLED_CYCLES_FRONTENDPERF_COUNT_HW_STALLED_CYCLES_BACKENDPERF_COUNT_SW_CONTEXT_SWITCHESPERF_COUNT_HW_CACHE_L1D:READ:ACCESSPERF_COUNT_HW_CACHE_L1D:READ:MISSPERF_COUNT_HW_CACHE_L1D:WRITE:ACCESSPERF_COUNT_HW_CACHE_L1D:WRITE:MISSPERF_COUNT_HW_CACHE_L1D:PREFETCH:ACCESSPERF_COUNT_HW_CACHE_L1D:PREFETCH:MISSPERF_COUNT_HW_CACHE_L1I:READ:ACCESSPERF_COUNT_HW_CACHE_L1I:READ:MISSPERF_COUNT_HW_CACHE_L1I:PREFETCH:ACCESSPERF_COUNT_HW_CACHE_L1I:PREFETCH:MISSLast level cache load accessesPERF_COUNT_HW_CACHE_LL:READ:ACCESSPERF_COUNT_HW_CACHE_LL:READ:MISSLast level cache store accessesPERF_COUNT_HW_CACHE_LL:WRITE:ACCESSPERF_COUNT_HW_CACHE_LL:WRITE:MISSLast level cache prefetch accessesPERF_COUNT_HW_CACHE_LL:PREFETCH:ACCESSLast level cache prefetch missesPERF_COUNT_HW_CACHE_LL:PREFETCH:MISSData Translation Lookaside BufferPERF_COUNT_HW_CACHE_DTLB:READ:ACCESSPERF_COUNT_HW_CACHE_DTLB:READ:MISSPERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESSPERF_COUNT_HW_CACHE_DTLB:WRITE:MISSPERF_COUNT_HW_CACHE_DTLB:PREFETCH:ACCESSPERF_COUNT_HW_CACHE_DTLB:PREFETCH:MISSInstruction Translation Lookaside BufferPERF_COUNT_HW_CACHE_ITLB:READ:ACCESSPERF_COUNT_HW_CACHE_ITLB:READ:MISSPERF_COUNT_HW_CACHE_BPU:READ:ACCESSPERF_COUNT_HW_CACHE_BPU:READ:MISSPERF_COUNT_HW_CACHE_NODE:READ:ACCESSPERF_COUNT_HW_CACHE_NODE:READ:MISSPERF_COUNT_HW_CACHE_NODE:WRITE:ACCESSPERF_COUNT_HW_CACHE_NODE:WRITE:MISSPERF_COUNT_HW_CACHE_NODE:PREFETCH:ACCESSPERF_COUNT_HW_CACHE_NODE:PREFETCH:MISS�,���,���,�� -���,���-���-���-���-���-��pfm_perf_pmu_supported_plmadd_optional_eventsperf_table_alloc_eventgen_tracepoint_tablepfm_perf_get_encodingpfm_perf_add_defaultspfm_perf_get_perf_encodingwarning: mismatch attr struct size user=%d libpfm=%zu
PERF[type=%x config=0x%lx config1=0x%lx excl=%d excl_user=%d excl_kernel=%d excl_hv=%d excl_host=%d excl_guest=%d period=%lu freq=%d precise=%d pinned=%d] %s
pfmlib_perf_event.c:%s=%lu:%s=%dmgmhexclperf_event extendedperf_eventmonitor at user levelmonitor at kernel levelmonitor at hypervisor levelsampling periodfreqsampling frequency (Hz)preciseprecise event samplingexclusive accessmonitor guest executionmonitor host executionCPU to programpinnedpin event to countershw_smplenable hardware sampling�;��`<��@<��<���;��p;��@;��(;��;���:���8���;��`>��{>��E>��>��>���=���=���=���<��=��=���=��pfmlib_perf_event_encoder0000r%lxperf_events raw PMUperf_rawperf_events raw event syntax: r[0-9a-fA-F]+/sys/bus/event_source/devices/%s/type%s (%s.%d): %s: unsupported count=%d
%s (%s.%d): perf PMU %s, not supported by OS
%s (%s.%d): PMU %s perf type=%d
%s (%s.%d): perf_encoding: offcore=1 count=%d
%s (%s.%d): perf_encoding: frontend_retired=1 count=%d
%s (%s.%d): perf_encoding: ldlat count=%d
pfmlib_intel_x86_perf_event.c/sys/devices/%spfm_intel_x86_get_perf_encoding%s (%s.%d): amd64_get_perf_encoding: PMU type=%d
pfmlib_amd64_perf_event.cpfm_amd64_get_perf_encodingAuthenticAMD guest=%d host=%dpfmlib_amd64.c:0x%xpmu: %s missing attr_desc
monitor at priv level 0monitor at priv level 1, 2, 3edge levelinvertcounter-mask in range [0-255]monitor in hypervisormeasure in guest�N���N���N���N���N���N���N���N���N��hN��hN��hN���N��\U���U��U��DU��$U��LR��|U��Y���X���X���X��+Y��xX��Y��amd64_add_defaultspfm_amd64_get_encoding[0x%lx event_sel=0x%x umask=0x%x os=%d usr=%d en=%d int=%d inv=%d edge=%d cnt_mask=%d%s (%s.%d): event does not support unit mask combination within a group
%s (%s.%d): raw umask is invalid
%s (%s.%d): added default for %s j=%d idx=%d
pmu: %s supported_plm not set
pmu: %s event%d: %s :: numasks but no umasks
pmu: %s event%d: %s :: numasks=0 but umasks defined
pmu: %s event%d: %s :: ngrp too big (max=%d)
pmu: %s event%d: %s :: more than one default unit mask with same code
pmu: %s event%d: %s, only one umask but no default
pmu: %s event%d: %s :: NCOMBO is unit mask only flag
pmu: %s event%d: %s :: umask %s and %s have overlapping code bits
pmu: %s events %s and %s have the same code 0x%x
Intel CoreUNHALTED_CORE_CYCLESINSTRUCTION_RETIREDUNHALTED_REFERENCE_CYCLESUnhalted reference cyclesLLC_REFERENCESLAST_LEVEL_CACHE_REFERENCESLLC_MISSESLAST_LEVEL_CACHE_MISSESBRANCH_INSTRUCTIONS_RETIREDBR_INST_RETIRED:ANYMISPREDICTED_BRANCH_RETIREDBR_INST_RETIRED_MISPREDRS_UOPS_DISPATCHED_CYCLESRS_UOPS_DISPATCHEDRS_UOPS_DISPATCHED_NONERS_UOPS_DISPATCHED:i=1:c=1LOAD_BLOCKLoads blockedSB_DRAIN_CYCLESSTORE_BLOCKCycles while store is waitingSEGMENT_REG_LOADSSSE_PRE_EXECDTLB_MISSESMEMORY_DISAMBIGUATIONMemory disambiguationPAGE_WALKSNumber of page-walks executedFP_COMP_OPS_EXEFP_ASSISTMultiply operations executedDivide operations executedCYCLES_DIV_BUSYCycles the divider is busyIDLE_DURING_DIVDELAYED_BYPASSDelayed bypassL2_ADSL2_DBUS_BUSY_RDL2_LINES_INL2_M_LINES_INL2 cache line modificationsL2_LINES_OUTL2 cache lines evictedL2_M_LINES_OUTL2_IFETCHL2_LDL2 cache readsL2_STL2 store requestsL2_LOCKL2 locked accessesL2_RQSTSL2_REJECT_BUSQRejected L2 cache requestsL2_NO_REQEIST_TRANSTHERMAL_TRIPNumber of thermal tripsCPU_CLK_UNHALTEDL1D_CACHE_LDL1 cacheable data readsL1D_CACHE_STL1 cacheable data writesL1D_CACHE_LOCKL1D_ALL_REFL1D_ALL_CACHE_REFL1D_REPLL1D_M_REPLL1D_M_EVICTL1D_PEND_MISSL1D_SPLITSSE_PRE_MISSLOAD_HIT_PREL1D_PREFETCHL1 data cache prefetchBUS_REQUEST_OUTSTANDINGBUS_BNR_DRVBUS_DRDY_CLOCKSBUS_LOCK_CLOCKSBUS_DATA_RCVBUS_TRANS_BRDBurst read bus transactionsBUS_TRANS_RFORFO bus transactionsBUS_TRANS_WBBUS_TRANS_IFETCHBUS_TRANS_INVALInvalidate bus transactionsBUS_TRANS_PWRPartial write bus transactionBUS_TRANS_PPartial bus transactionsBUS_TRANS_IOIO bus transactionsBUS_TRANS_DEFDeferred bus transactionsBUS_TRANS_BURSTBUS_TRANS_MEMMemory bus transactionsBUS_TRANS_ANYAll bus transactionsEXT_SNOOPExternal snoops responsesCMP_SNOOPBUS_HIT_DRVHIT signal assertedBUS_HITM_DRVHITM signal assertedBUSQ_EMPTYBus queue is emptySNOOP_STALL_DRVBus stalled for snoopsBUS_IO_WAITL1I_READSL1I_MISSESInstruction Fetch Unit missesITLB small page missesINST_QUEUECYCLES_L1I_MEM_STALLEDILD_STALLBR_INST_EXECBranch instructions executedBR_MISSP_EXECBR_BAC_MISSP_EXECBR_CND_EXECBR_CND_MISSP_EXECBR_IND_EXECBR_IND_MISSP_EXECBR_RET_EXECRET instructions executedBR_RET_MISSP_EXECBR_RET_BAC_MISSP_EXECBR_CALL_EXECCALL instructions executedBR_CALL_MISSP_EXECBR_IND_CALL_EXECBR_TKN_BUBBLE_1BR_TKN_BUBBLE_2MACRO_INSTSSIMD_UOPS_EXECSIMD_SAT_UOP_EXECSIMD_UOP_TYPE_EXECX87_OPS_RETIREDFXCH instructions retiredMACHINE_NUKESSelf-Modifying Code detectedBR_INST_RETIREDRetired branch instructionsCYCLES_INT_MASKEDCYCLES_INT_PENDING_AND_MASKEDSIMD_INST_RETIREDHW_INT_RCVHardware interrupts receivedITLB_MISS_RETIREDSIMD_COMP_INST_RETIREDMEM_LOAD_RETIREDFP_MMX_TRANSSIMD_ASSISTSIMD assists invokedSIMD_INSTR_RETIREDSIMD Instructions retiredSIMD_SAT_INSTR_RETIREDROB read port stalls cyclesSEG_RENAME_STALLSSegment rename stalls - ES SEG_REG_RENAMESSegment renames - ESRESOURCE_STALLSBR_INST_DECODEDBranch instructions decodedBOGUS_BRBogus branchesBACLEARSBACLEARS assertedPREF_RQSTS_UPPREF_RQSTS_DNROB_FULLRS_FULLLD_STFPCWBR_MISS_CLEARResource related stallsSegment renames - DSSegment renames - FSSegment renames - GSSegment rename stalls - DSSegment rename stalls - FSSegment rename stalls - GSROB_READ_PORTPARTIAL_CYCLESPartial register stall cyclesFLAGSFlag stall cyclesFPSWFPU status word stallAll RAT stall cyclesTO_FPTO_MMXL1D_LINE_MISSL2_LINE_MISSVECTORMISPRED_NOT_TAKENMISPRED_TAKENSMCMEM_ORDERLD_IND_BRSTD_STAMACRO_FUSIONNON_FUSEDNon-fused micro-ops retiredFused micro-ops retiredMicro-ops retiredFXCHANY_PSIMD pack micro-ops executedUNPACKARITHMETICSYNCHADDITIONSCISC instructions decodedSMALL_MISSLARGE_MISSITLB large page missesITLB flushesITLB missesSHAREINVALIDATESELFThis coreBOTH_CORESBoth coresAny external snoop responseExternal snoop CLEAN responseExternal snoop HIT responseExternal snoop HITM responseTHIS_AGENTThis agentALL_AGENTSAny agent on the busAny cacheline accessInvalid cachelineShared cachelineExclusive cachelineModified cachelineCORE_PBUSNO_OTHERAll inclusiveHardware prefetch onlyEXCL_PREFETCHExclude hardware prefetchRESETL0_MISS_LDOVERLAP_STOREUNTIL_RETIREPORT_0On port 0PORT_1On port 1PORT_2On port 2PORT_3On port 3PORT_4On port 4PORT_5On port 5On any portCount core clock cycles whenever the clock signal on the specific core is running (not halted)Count the number of instructions at retirementThis is an alias from INSTRUCTION_RETIREDCount each request originating equiv the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch. Alias to L2_RQSTS:SELF_DEMAND_MESIThis is an alias for LLC_REFERENCESCount each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch. Alias to event L2_RQSTS:SELF_DEMAND_I_STATEThis is an alias for LLC_MISSESCount branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction.Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware.Cycles micro-ops dispatched for executionNumber of micro-ops dispatched for executionNumber of of cycles in which no micro-ops is dispatched for executionCycles while stores are blocked due to store buffer drainNumber of segment register loadsStreaming SIMD Extensions (SSE) Prefetch instructions executedMemory accesses that missed the DTLBFloating point computational micro-ops executedCycles the divider is busy and all other execution units are idleCycles L2 address bus is in useCycles the L2 transfers data to the coreModified lines evicted from the L2 cacheL2 cacheable instruction fetch requestsCycles no L2 cache requests are pendingNumber of Enhanced Intel SpeedStep(R) Technology (EIST) transitionsCore cycles when core is not haltedL1 data cacheable locked readsAll references to the L1 data cacheL1 Data cacheable reads and writesCache lines allocated in the L1 data cacheModified cache lines allocated in the L1 data cacheModified cache lines evicted from the L1 data cacheTotal number of outstanding L1 data cache misses at any cycleCache line split from L1 data cacheStreaming SIMD Extensions (SSE) instructions missing all cache levelsLoad operations conflicting with a software prefetch to the same addressNumber of pending full cache line read transactions on the bus occurring in each cycleNumber of Bus Not Ready signals assertedBus cycles when data is sent on the busBus cycles when a LOCK signal is assertedBus cycles while processor receives dataExplicit writeback bus transactionsInstruction-fetch bus transactionsBurst (full cache-line) bus transactionsL1 data cache is snooped by other coreIO requests waiting in the bus queueCycles during which the instruction queue is fullCycles during which instruction fetches are stalledInstruction Length Decoder stall cycles due to a length changing prefixMispredicted branch instructions executedBranch instructions mispredicted at decodingConditional branch instructions executedMispredicted conditional branch instructions executedIndirect branch instructions executedMispredicted indirect branch instructions executedMispredicted RET instructions executedRET instructions executed mispredicted at decodingMispredicted CALL instructions executedIndirect CALL instructions executedBranch predicted taken with bubble IBranch predicted taken with bubble IIESP register content synchronizationSIMD micro-ops executed (excluding stores)SIMD saturated arithmetic micro-ops executedSIMD packed multiply micro-ops executedFused load+op or load+indirect branch retiredRetired mispredicted branch instructions (Precise_Event)Cycles during which interrupts are disabledCycles during which interrupts are pending and disabledRetired Streaming SIMD Extensions (SSE) packed-single instructionsRetired instructions that missed the ITLBRetired computational Streaming SIMD Extensions (SSE) packed-single instructionsRetired loads that miss the L1 data cacheTransitions from MMX (TM) Instructions to Floating Point InstructionsSaturated arithmetic instructions retiredCycles during which the ROB is fullUpward prefetches issued from the DPLDownward prefetches issued from the DPLCycles during which the RS is fullCycles during which the pipeline has exceeded load or store limit or waiting to commit all storesCycles stalled due to FPU control word writeCycles stalled due to branch mispredictionAny (ES/DS/FS/GS) segment renameAny (ES/DS/FS/GS) segment rename stallTransitions from Floating Point to MMX (TM) InstructionsRetired loads that miss the L1 data cache (Precise Event)L1 data cache line missed by retired loads (Precise Event)Retired loads that miss the L2 cache (Precise Event)L2 cache line missed by retired loads (Precise Event)Retired loads that miss the DTLB (Precise Event)Retired computational Streaming SIMD Extensions (SSE) scalar-single instructionsRetired computational Streaming SIMD Extensions 2 (SSE2) packed-double instructionsRetired computational Streaming SIMD Extensions 2 (SSE2) scalar-double instructionsRetired Streaming SIMD Extensions (SSE) scalar-single instructionsRetired Streaming SIMD Extensions 2 (SSE2) packed-double instructionsRetired Streaming SIMD Extensions 2 (SSE2) scalar-double instructionsRetired Streaming SIMD Extensions 2 (SSE2) vector integer instructionsRetired Streaming SIMD instructions (Precise Event)Retired branch instructions that were predicted not-takenRetired branch instructions that were mispredicted not-takenRetired branch instructions that were predicted takenRetired branch instructions that were mispredicted takenRetired taken branch instructionsExecution pipeline restart due to memory ordering conflict or memory disambiguation mispredictionFused store address + data retiredRetired instruction pairs fused into one micro-opRetired floating-point computational operations (Precise Event)Instructions retired (Precise Event)Instructions retired, which contain a loadInstructions retired, which contain a storeInstructions retired, with no load or store operationSIMD packed shift micro-ops executedSIMD unpack micro-ops executedSIMD packed logical micro-ops executedSIMD packed arithmetic micro-ops executedESP register automatic additionsL1 data cache is snooped for sharing by other coreL1 data cache is snooped for Invalidation by other coreL1 data cache prefetch requestsStreaming SIMD Extensions (SSE) Prefetch NTA instructions missing all cache levelsStreaming SIMD Extensions (SSE) PrefetchT0 instructions missing all cache levelsStreaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions missing all cache levelsCache line split loads from the L1 data cacheCache line split stores to the L1 data cacheM_STATE:E_STATE:S_STATE:I_STATEBus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU_CLK_UNHALTED:REF event, which is the maximum bus to processor frequency ratioBus cycles when core is active and the other is haltedDelayed bypass to FP operationDelayed bypass to SIMD operationDelayed bypass to load operationDuration of page-walks in core cyclesMemory disambiguation reset cyclesNumber of loads that were successfully disambiguatedAny memory access that missed the DTLBDTLB misses due to load operationsL0 DTLB misses due to load operationsDTLB misses due to store operationsStreaming SIMD Extensions (SSE) Prefetch NTA instructions executedStreaming SIMD Extensions (SSE) PrefetchT0 instructions executedStreaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executedStreaming SIMD Extensions (SSE) Weakly-ordered store instructions executedCycles while store is waiting for a preceding store to be globally observedA store is blocked due to a conflict with an external or internal snoopLoads blocked by a preceding store with unknown addressLoads blocked by a preceding store with unknown dataLoads that partially overlap an earlier store, or 4K equived with a previous storeLoads blocked until retirementLoads blocked by the L1 data cachePORT_0:PORT_1:PORT_2:PORT_3:PORT_4:PORT_5GenuineIntelpfmlib_intel_x86.c%s (%s.%d): max_req_grpid=%d
%s (%s.%d): grpcounts[%d]=%d
ldlatintxintxcpfe_thres any=%d [0x%lx]measure any thread%s (%s.%d): added default %s for group %d j=%d idx=%d ucode=0x%lx
%s (%s.%d): two max_grpid, old=%d new=%d
%s (%s.%d): no default found for event %s unit mask group %d (max_grpid=%d)
%s (%s.%d): max_grpid=%d nattrs=%d k=%d umask=0x%lx
%s (%s.%d): exclusive unit mask group error
%s (%s.%d): event requires grpid %d
%s (%s.%d): umask %s does not support unit mask combination within group %d
%s (%s.%d): cannot override event with two different codes for %s
%s (%s.%d): raw umask is too wide max %d bits
%s (%s.%d): required grpid %d umask missing
%s (%s.%d): excl_grp_but_0=%d
%s (%s.%d): GRP_EXCL_BUT_0 but grpcounts[%d]=%d
%s (%s.%d): check: max_grpid=%d
%s (%s.%d): required modifiers missing: 0x%x
%s (%s.%d): um_thr=0x%lx fe_thr=%u thr_um=%u modhw=0x%x umodhw=0x%x
%s (%s.%d): passed ldlat= but not using ldlat umask
%s (%s.%d): missing ldlat= for umask, forcing to default %d cycles
%s (%s.%d): edge requires cmask >= 1
%s (%s.%d): event %s: umask from grp > %d
pmu: %s event%d: %s :: empty description
pmu: %s event%d: %s :: cntmsk=0
pmu: %s event%d: %s :: model too big (max=%d)
pmu: %s event%d: %s umask%d: %s :: modhw not subset of modmsk
pmu: %s event%d: umask%d: %s :: no description
pmu: %s event%d: umask%d: %s :: empty description
pmu: %s event%d: %s umask%d: %s :: invalid req_grpid %d (must be < %d)
pmu: %s event%d: %s umask%d: %s :: model too big (max=%d)
pmu: %s event%d: %s, pebs umasks but event pebs flag is not set
pmu: %s event%d: %s, pebs event flag but no umask has the pebs flag
pmu: %s event%d: %s, only one umask but no default set
pmu: %s event%d: %s grpid %d has 2 default umasks
pmu: %s event%d: %s :: NCOMBO is a umask only flag
%s (%s.%d): invalid event index %d
edge level (may require counter-mask >= 1)load latency threshold (cycles, [3-65535])monitor only inside transactional memory regiondo not count occurrences inside aborted transactional memory regionfrontend bubble latency threshold in cycles ([1-4095]�1��p1��P1��01���0���0��1���0���+���1��H8���8���8��08��8���7���7���7���6��h8��pfm_intel_x86_get_event_infopfm_intel_x86_get_event_attr_infointel_x86_check_max_grpidpfm_intel_x86_encode_genpfm_intel_x86_add_defaultspfmlib_intel_x86_arch.cIntel X86 architectural PMUix86arch%s (%s.%d): version=%d evt_msk=0x%x
count core clock cycles whenever the clock signal on the specific core is running (not halted)count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instructioncount reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitionscount each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetchcount each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetchcount branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instructioncount mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardwarecreate_arch_event_tableIntel AtomatomUnhalted core cyclesUnhalted reference cycleLast level of cache missesBranch instructions retiredICACHEL1D_CACHEL1 Cacheable Data ReadsITLB hitsSIMD micro-ops executedMACHINE_CLEARSMacro-instructions decodedL2 cache lines evicted. External snoopsBranch address calculatorDATA_TLB_MISSESSTORE_FORWARDSAll store forwardsRetired loadsX87_COMP_OPS_EXEL2_DBUS_BUSYANY_SANY_ARGOODGood store forwardsL0_DTLB_MISS_LDDTLB_MISS_STNON_CISC_DECODEDALL_DECODEDAll Instructions decodedANY1PREFETCHT0SW_L2MUL_SMUL_ARSHIFT_SSHIFT_ARSIMD packed micro-ops retiredUNPACK_SUNPACK_ARLOGICAL_SLOGICAL_ARARITHMETIC_SARITHMETIC_ARDivide operations retiredMultiply operations retiredL1 Cacheable Data WritesSTALLED_CYCLESCycles no micro-ops retiredPeriods no micro-ops retired&'56This is an alias for INSTRUCTION_RETIREDLast level of cache referencesMispredicted branch instruction retiredRetired computational Streaming SIMD Extensions (SSE) instructionsRetired Streaming SIMD Extensions (SSE) instructionsHardware interrupts received (warning overcounts by 2x)Outstanding cacheable data read bus requests durationCycles the L2 cache data bus is busyFloating point computational micro-ops retiredRetired loads that hit the L2 cache (precise event)Retired loads that miss the L2 cache (precise event)Retired loads that miss the DTLB (precise event)Bus cycles when core is active and other is haltedL0 (micro-TLB) misses due to load operationsFloating point assists for executed instructionsFloating point assists for retired instructionsNon-CISC macro instructions decoded Retired mispredicted branch instructionsNumber of SIMD saturated arithmetic micro-ops executedNumber of SIMD saturated arithmetic micro-ops retiredRetired Streaming SIMD Extensions 2 (SSE2) vector instructionsRetired Streaming SIMD instructionsSIMD packed multiply micro-ops retiredSIMD packed shift micro-ops retiredSIMD packed micro-ops executedSIMD unpacked micro-ops executedSIMD unpacked micro-ops retiredSIMD packed logical micro-ops retiredSIMD packed arithmetic micro-ops retiredInstructions retired using generic counter (precise event)SIMD saturated arithmetic micro-ops retiredInstruction fetches, including uncacheacble fetchesCount all instructions fetches that miss the icache or produce memory requests. This includes uncacheache fetches. Any instruction fetch miss is counted only once and not once for every cycle it is outstandingpfmlib_intel_nhm_unc.cIntel Westmere uncorewsm_uncIntel Nehalem uncorenhm_uncqueue occupancyUNC_CLK_UNHALTEDUncore clockticks.UNC_DRAM_OPENUNC_GC_OCCUPANCYNumber of queue entriesUNC_DRAM_PAGE_CLOSEUNC_DRAM_PAGE_MISSDRAM Channel 0 page missUNC_DRAM_PRE_ALLUNC_DRAM_THERMAL_THROTTLEDUNC_DRAM_READ_CASUNC_DRAM_REFRESHUNC_DRAM_WRITE_CASUNC_GQ_ALLOCGQ read tracker requestsUNC_GQ_CYCLES_FULLUNC_GQ_CYCLES_NOT_EMPTYUNC_GQ_DATA_FROMCycles GQ data is importedUNC_GQ_DATA_TOCycles GQ data is exportedUNC_LLC_HITSNumber of LLC read hitsUNC_LLC_LINES_INUNC_LLC_LINES_OUTUNC_LLC_MISSNumber of LLC read missesUNC_QHL_ADDRESS_CONFLICTSQHL 2 way address conflictsUNC_QHL_CONFLICT_CYCLESUNC_QHL_CYCLES_FULLUNC_QHL_CYCLES_NOT_EMPTYUNC_QHL_FRC_ACK_CNFLTSUNC_QHL_SLEEPSUNC_QHL_OCCUPANCYUNC_QHL_REQUESTSUNC_QHL_TO_QMC_BYPASSUNC_QMC_BUSYUNC_QMC_CANCELQMC cancelsUNC_QMC_HIGH_PRIORITY_READSUNC_QMC_ISOC_FULLUNC_IMC_ISOC_OCCUPANCYUNC_QMC_NORMAL_READSQMC normal read requestsUNC_QMC_OCCUPANCYQMC OccupancyUNC_QMC_PRIORITY_UPDATESQMC priority updatesUNC_IMC_RETRYUNC_QMC_WRITESQMC cache line writesUNC_QPI_RX_NO_PPT_CREDITUNC_QPI_TX_HEADERUNC_QPI_TX_STALLED_MULTI_FLITCycles QPI outbound stallsUNC_SNP_RESP_TO_LOCAL_HOMELocal home snoop responseUNC_SNP_RESP_TO_REMOTE_HOMERemote home snoop responseUNC_THERMAL_THROTTLING_TEMPUNC_THERMAL_THROTTLED_TEMPUNC_PROCHOT_ASSERTIONUNC_TURBO_MODECORE_0CORE_1CORE_2CORE_3FWD_S_STATEFWD_I_STATEHOME_LINK_0SNOOP_LINK_0NDR_LINK_0HOME_LINK_1SNOOP_LINK_1NDR_LINK_1DRS_LINK_0NCB_LINK_0NCS_LINK_0DRS_LINK_1NCB_LINK_1NCS_LINK_1BUSY_LINK_0BUSY_LINK_1STALLS_LINK_0STALLS_LINK_1FULL_CH0FULL_CH1FULL_CH2FULL_ANYQMC full cache line writesPARTIAL_CH0PARTIAL_CH1PARTIAL_CH2PARTIAL_ANYQMC partial cache line writesAny channelREAD_CH0READ_CH1READ_CH2WRITE_CH0WRITE_CH1WRITE_CH2QMC channel 0 cancelsQMC channel 1 cancelsQMC channel 2 cancelsLOCAL_READSLOCAL_WRITESREMOTE_READSIOH_READSIOH_WRITESREMOTE_WRITESIOHIOH_ORDERREMOTE_ORDERLOCAL_ORDERIOH_CONFLICTDue to IOH address conflictsREMOTE_CONFLICTLOCAL_CONFLICTCycles QHL IOH is busy2WAY3WAYQHL 3 way address conflictsNumber of LLC write missesNumber of LLC missesF_STATELLC lines victimizedLLC lines allocatedNumber of LLC write hitsNumber of LLC peer probe hitsNumber of LLC hitsQPI_QMCCycles GQ data sent to LLCCycles GQ data sent to coresCORES_02CORES_13READ_TRACKERWRITE_TRACKERPEER_PROBE_TRACKERRT_LLC_MISSGQ read tracker LLC missesRT_TO_LLC_RESPGQ read tracker LLC requestsRT_TO_RTID_ACQUIREDWT_TO_RTID_ACQUIREDGQ write tracker LLC missesAUTOPRE_CH0AUTOPRE_CH1AUTOPRE_CH2DRAM Channel 1 page missDRAM Channel 2 page missDRAM Channel 0 page closeDRAM Channel 1 page closeDRAM Channel 2 page closeIn the read trackerUNC_QMC_NORMAL_FULL%s (%s.%d): raw umask is 8-bit wide
[UNC_PERFEVTSEL=0x%lx event=0x%x umask=0x%x en=%d int=%d inv=%d edge=%d occ=%d cnt_msk=%d] %s
DRAM open commands issued for read or writeDRAM page close due to idle timer expirationDRAM Channel 0 precharge all commandsUncore cycles DRAM was throttled due to its temperature being above thermal throttling thresholdDRAM Channel 0 read CAS commandsDRAM Channel 0 refresh commandsDRAM Channel 0 write CAS commandsCycles GQ read tracker is full.Cycles GQ read tracker is busyLLC lines allocated in M stateLLC lines victimized in M stateQHL IOH Tracker conflict cyclesCycles QHL  Remote Tracker is fullCycles QHL Tracker is not emptyQHL FrcAckCnflts sent to local homeNumber of occurrences a request was put to sleepCycles QHL Tracker Allocate to Deallocate Read OccupancyQuickpath Home Logic local read requestsNumber of requests to QMC that bypass QHLCycles QMC busy with a read requestUNC_QMC_CRITICAL_PRIORITY_READSQMC critical priority read requestsQMC high priority read requestsCycles DRAM full with isochronous (ISOC) read requestsIMC isochronous (ISOC) Read OccupancyNumber of IMC DRAM channel retries (retries occur in RAS mode only)Link 0 snoop stalls due to no PPT entryCycles link 0 outbound header busyUNC_QPI_TX_STALLED_SINGLE_FLITCycles QPI outbound link stallsUncore cycles that the PCU records core temperature above thresholdUncore cycles that the PCU records that core is in power throttled state due to temperature being above thresholdNumber of system assertions of PROCHOT indicating the entire processor has exceeded the thermal limitUNC_THERMAL_THROTTLING_PROCHOTUncore cycles that the PCU records that core is in power throttled state due PROCHOT assertionsUncore cycles that a core is operating in turbo modeUNC_CYCLES_UNHALTED_L3_FLL_ENABLEUncore cycles where at least one core is unhalted and all L3 ways are enabledUNC_CYCLES_UNHALTED_L3_FLL_DISABLEUncore cycles where at least one core is unhalted and all L3 ways are disabledRemote home snoop response - LLC does not have cache lineRemote home snoop response - LLC has  cache line in S stateRemote home snoop response - LLC forwarding cache line in S state.Remote home snoop response - LLC has forwarded a modified cache lineRemote home conflict snoop responseRemote home snoop response - LLC has cache line in the M stateRemote home snoop response - LLC HITMLocal home snoop response - LLC does not have cache lineLocal home snoop response - LLC has  cache line in S stateLocal home snoop response - LLC forwarding cache line in S state.Local home snoop response - LLC has forwarded a modified cache lineLocal home conflict snoop responseLocal home snoop response - LLC has cache line in the M stateCycles QPI outbound link 0 HOME stalledCycles QPI outbound link 0 SNOOP stalledCycles QPI outbound link 0 NDR stalledCycles QPI outbound link 1 HOME stalledCycles QPI outbound link 1 SNOOP stalledCycles QPI outbound link 1 NDR stalledCycles QPI outbound link 0 single flit stalledCycles QPI outbound link 1 single flit stalledCycles QPI outbound link 0 DRS stalledCycles QPI outbound link 0 NCB stalledCycles QPI outbound link 0 NCS stalledCycles QPI outbound link 1 DRS stalledCycles QPI outbound link 1 NCB stalledCycles QPI outbound link 1 NCS stalledCycles QPI outbound link 0 multi flit stalledCycles QPI outbound link 1 multi flit stalledCycles link 1 outbound header busyLink 1 snoop stalls due to no PPT entryQMC channel 0 full cache line writesQMC channel 1 full cache line writesQMC channel 2 full cache line writesQMC channel 0 partial cache line writesQMC channel 1 partial cache line writesQMC channel 2 partial cache line writesQMC channel 0 priority updatesQMC channel 1 priority updatesQMC channel 2 priority updatesIMC channel 0 normal read request occupancyIMC channel 1 normal read request occupancyIMC channel 2 normal read request occupancyQMC channel 0 normal read requestsQMC channel 1 normal read requestsQMC channel 2 normal read requestsIMC channel 0 isochronous read request occupancyIMC channel 1 isochronous read request occupancyIMC channel 2 isochronous read request occupancyIMC isochronous read request occupancyCycles DRAM channel 0 full with isochronous read requestsCycles DRAM channel 1 full with isochronous read requestsCycles DRAM channel 2 full with isochronous read requestsCycles DRAM channel 0 full with isochronous write requestsCycles DRAM channel 1 full with isochronous write requestsCycles DRAM channel 2 full with isochronous write requestsQMC channel 0 high priority read requestsQMC channel 1 high priority read requestsQMC channel 2 high priority read requestsQMC channel 0 critical priority read requestsQMC channel 1 critical priority read requestsQMC channel 2 critical priority read requestsCycles QMC channel 0 busy with a read requestCycles QMC channel 1 busy with a read requestCycles QMC channel 2 busy with a read requestCycles QMC channel 0 busy with a write requestCycles QMC channel 1 busy with a write requestCycles QMC channel 2 busy with a write requestQuickpath Home Logic local write requestsQuickpath Home Logic remote read requestsQuickpath Home Logic IOH read requestsQuickpath Home Logic IOH write requestsQuickpath Home Logic remote write requestsCycles QHL IOH Tracker Allocate to Deallocate Read OccupancyCycles QHL Remote Tracker Allocate to Deallocate Read OccupancyCycles QHL Local Tracker Allocate to Deallocate Read OccupancyDue to IOH ordering (write after read) conflictsDue to remote socket ordering (write after read) conflictsDue to local socket ordering (write after read) conflictsDue to remote socket address conflictsDue to local socket address conflictsCycles QHL Remote Tracker is busyCycles QHL Local Tracker is busyCycles QHL Local Tracker is fullCycles QHL IOH Tracker is fullQHL Remote Tracker conflict cyclesQHL Local Tracker conflict cyclesNumber of LLC peer probe missesLLC lines victimized in E stateLLC lines victimized in S stateLLC lines victimized in I stateLLC lines victimized in F stateLLC lines allocated in E stateLLC lines allocated in S stateLLC lines allocated in F stateCycles GQ data sent to the QPI or QMCCycles GQ data is imported from Quickpath interfaceCycles GQ data is imported from Quickpath memory interfaceCycles GQ data is imported from LLCCycles GQ data is imported from Cores 0 and 2Cycles GQ data is imported from Cores 1 and 3Cycles GQ write tracker is busyCycles GQ peer probe tracker is busyCycles GQ write tracker is full.Cycles GQ peer probe tracker is full.GQ read tracker LLC miss to RTID acquiredGQ write tracker LLC miss to RTID acquiredGQ peer probe tracker requestsDRAM Channel 0 write CAS auto page close commandsDRAM Channel 1 write CAS commandsDRAM Channel 1 write CAS auto page close commandsDRAM Channel 2 write CAS commandsDRAM Channel 2 write CAS auto page close commandsDRAM Channel 1 refresh commandsDRAM Channel 2 refresh commandsDRAM Channel 0 read CAS auto page close commandsDRAM Channel 1 read CAS commandsDRAM Channel 1 read CAS auto page close commandsDRAM Channel 2 read CAS commandsDRAM Channel 2 read CAS auto page close commandsDRAM Channel 1 precharge all commandsDRAM Channel 2 precharge all commandsDRAM Channel 0 open commands issued for read or writeDRAM Channel 1 open commands issued for read or writeDRAM Channel 2 open commands issued for read or writeCycles DRAM full with normal read requestsCycles DRAM channel 0 full with normal read requestsCycles DRAM channel 1 full with normal read requestsCycles DRAM channel 2 full with normal read requestsCycles DRAM channel 0 full with normal write requestsCycles DRAM channel 1 full with normal write requestsCycles DRAM channel 2 full with normal write requestspfm_nhm_unc_get_encoding,/Intel Nehalem EXnhm_exIntel Nehalemnhmunknown L3 cache missreservedrequest to uncacheable memoryBR_INST_RETIRED:ALL_BRANCHESBACLEARBACLEAR_FORCE_IQBPU_CLEARSBranch prediction Unit clearsBPU_MISSED_CALL_RETBR_MISP_EXECBR_MISP_RETIREDCACHE_LOCK_CYCLESCache lock cyclesDTLB_LOAD_MISSESEPTExtended Page DirectoryES_REG_RENAMESES segment renamesIFU_IVCINST_QUEUE_WRITESINST_QUEUE_WRITE_CYCLESIO_TRANSACTIONSI/O transactionsITLB_FLUSHITLB_MISSESInstruction TLB missesL1D cacheL1D referencesL1 data cache load lockL1D_CACHE_LOCK_FB_HITL1 data cache storesL1D hardware prefetchL1D_WB_L2L1I instruction fetchesL1I_OPPORTUNISTIC_HITSL2_DATA_RQSTSL2_HW_PREFETCHL2 HW prefetchesL2 lines allocatedL2 lines evictedL2_TRANSACTIONSL2_WRITEL2 demand lock/store RFOLARGE_ITLBLarge instruction TLBLOAD_DISPATCHLoads dispatchedLONGEST_LAT_CACHELSDLoop stream detectorMachine ClearMacro-fused instructionsMEM_INST_RETIREDMemory instructions retiredMEM_STORE_RETIREDRetired storesMEM_UNCORE_RETIREDOFFCORE_REQUESTSOffcore memory requestsOFFCORE_REQUESTS_SQ_FULLPARTIAL_ADDRESS_ALIASPIC_ACCESSESProcessor stallsSegment rename stall cyclesSIMD_INT_128SIMD_INT_64SQ_FULL_STALL_CYCLESSQ_MISCSSE_MEM_EXECStreaming SIMD executedSSEX_UOPS_RETIREDSIMD micro-ops retiredSTORE_BLOCKSDelayed loadsTWO_UOP_INSTS_DECODEDUOPS_DECODED_DEC0UOPS_DECODEDMicro-ops decodedUOPS_EXECUTEDMicro-ops executedUOPS_ISSUEDMicro-ops issuedUOP_UNFUSIONOFFCORE_RESPONSE_0DMND_DATA_RDDMND_RFOPF_IFETCHANY_IFETCHPF_IFETCH:DMND_IFETCHANY_REQUESTANY_DATAANY_DATA_RDDMND_DATA_RD:PF_DATA_RDANY_RFODMND_RFO:PF_RFOUNCORE_HITOTHER_CORE_HIT_SNPOTHER_CORE_HITMREMOTE_CACHE_HITMREMOTE_CACHE_FWDANY_CACHE_DRAMANY_DRAMREMOTE_DRAM:LOCAL_DRAMANY_LLC_MISSLOCAL_CACHE_DRAMREMOTE_CACHE_DRAMUops retired (Precise Event)RETIRE_SLOTSANY:c=1ANY:c=1:i=1MACRO_FUSEDCycles stalled no issued uopsFused Uops issuedPORT0Uops executed on port 0PORT1Uops executed on port 1PORT2_COREPORT3_COREPORT4_COREUops executed on port 5PORT015PORT234_COREPORT015_STALL_CYCLESPORT015:c=1:i=1ESP_FOLDINGESP_SYNCStack pointer sync operationsMS_CYCLES_ACTIVEMS:c=1AT_RETL1D_BLOCKNOT_STAVECTOR_INTEGERPROMOTIONPROMOTION_POST_GOLRU_HINTSFILL_DROPPEDThread responded HIT to snoopPACKED_ARITHPACKED_LOGICALPACKED_MPYPACKED_SHIFTSHUFFLE_MOVELoad buffer stall cyclesMXCSRMXCSR rename stall cyclesROB full stall cyclesResource related stall cyclesREGISTERSSCOREBOARDScoreboard stall cyclesTPR_READSCounts number of TPR readsTPR_WRITESCounts number of TPR writesAll offcore requestsANY_READOffcore read requestsOffcore RFO requestsDEMAND_READ_CODEDEMAND_READ_DATAOffcore demand RFO requestsL1D_WRITEBACKUNCACHED_MEMOTHER_CORE_L2_HITMREMOTE_CACHE_LOCAL_HOME_HITL3_DATA_MISS_UNKNOWNHIT_LFBL1D_HITThis is an alias for L3_MISSL3_UNSHARED_HITLLC_UNSHARED_HITOTHER_CORE_L2_HIT_HITMLATENCY_ABOVE_THRESHOLDWATCHDOGWATCH_CYCLESCycles machine clear assertedFUSION_ASSISTACTIVE:i=1Longest latency cache missAll loads dispatchedLoads dispatched from the MOBRS_DELAYEDLarge ITLB hitLOCK_E_STATELOCK_I_STATELOCK_S_STATELOCK_HITLOCK_M_STATELOCK_MESIAll demand L2 lock RFOsRFO_I_STATERFO_E_STATERFO_M_STATERFO_MESIAll L2 demand store RFOsRFO_S_STATEAll L2 transactionsL2 fill transactionsL1D_WBL2 Load transactionsL2 prefetch transactionsL2 RFO transactionsAll L2 missesAll L2 requestsIFETCH_HITL2 instruction fetch hitsIFETCH_MISSL2 instruction fetch missesIFETCHESL2 instruction fetchesLD_HITL2 load hitsL2 load missesPREFETCH_HITL2 prefetch hitsL2 prefetch missesAll L2 prefetchesL2 RFO hitsL2 RFO missesRFOSL2 RFO requestsDEMAND_CLEANDEMAND_DIRTYPREFETCH_CLEANPREFETCH_DIRTYDATA_TRIGGERCODE_TRIGGERDCA_TRIGGERKICK_STARTAll L2 data requestsDEMAND_E_STATEDEMAND_I_STATEDEMAND_M_STATEDEMAND_MESIL2 data demand requestsDEMAND_S_STATEPREFETCH_E_STATEL2 data prefetches in E statePREFETCH_I_STATEPREFETCH_M_STATEL2 data prefetches in M statePREFETCH_MESIAll L2 data prefetchesPREFETCH_S_STATECYCLES_STALLEDL1I instruction fetch hitsL1I instruction fetch missesL1I Instruction fetchesAll L1 writebacks to L2L1D hardware prefetch missesTRIGGERSL1 data cache load lock hitsL1 data cache read in E stateL1 data cache read in M stateL1 data cache readsL1 data cache read in S stateM_SNOOP_EVICTL1 data cache lines allocatedX87IQ_FULL:LCP:MRU:REGENIQ_FULLLCPMRURegen stall cyclesL1I_EVICTIONMMX UopsSSE_DOUBLE_PRECISIONSSE* FP double precision UopsSSE_FPSSE and SSE2 FP UopsSSE_FP_PACKEDSSE FP packed UopsSSE_FP_SCALARSSE FP scalar UopsSSE_SINGLE_PRECISIONSSE* FP single precision UopsSSE2_INTEGERSSE2 integer UopsEPDE_MISSEPDPE_MISSEPDPE_HITDTLB missesDTLB miss page walksPDP_MISSLARGE_WALK_COMPLETEDDTLB load missesDTLB second level hitTHREAD_PREF_PTOTAL_CYCLESTHREAD_P:c=2:i=1Cycles L1D lockedL1D_L2Cycles L1D and L2 lockedINDIRECT_NON_CALLNEAR_CALLSNON_CALLSCall branches executedTaken branches executedBAD_TARGETCYCLES_DIV_BUSY:c=1:i=1:e=1minimal latency core cache hit. Request was satisfied by L1 data cachepending core cache HIT. Outstanding core cache miss to same cacheline address already underwaydata request satisfied by the L2L3 HIT. Local or remote home request that hit L3 in the uncore with no coherency actions required (snooping)L3 HIT. Local or remote home request that hit L3 and was serviced by another core with a cross core snoop where no modified copy was found (clean)L3 HIT. Local or remote home request that hit L3 and was serviced by another core with a cross core snoop where modified copies were found (HITM)L3 MISS. Local homed request that missed L3 and was serviced by forwarded data following a cross package snoop where no modified copy was found (remote home requests are not counted)L3 MISS. Local homed request that missed L3 and was serviced by local DRAM (go to shared state)L3 MISS. Remote homed request that missed L3 and was serviced by remote DRAM (go to shared state)L3 MISS. Local homed request that missed L3 and was serviced by local DRAM (go to exclusive state)L3 MISS. Remote homed request that missed L3 and was serviced by remote DRAM (go to exclusive state)This is an equiv for LLC_MISSESCounts arithmetic multiply and divide operationsInstruction queue forced BACLEARCounts the number of bogus branches.Branch prediction unit missed call or returnMispredicted branches executedCount Mispredicted Branch ActivityCycles when processor is not in halted stateFloating point computational micro-opsFloating Point to and from MMX transitionsInstruction Fetch unit victim cacheInstruction Length Decoder stallsInstructions written to instruction queue.Cycles instructions are written to the instruction queueCounts the number of ITLB flushesRetired instructions that missed the ITLB (Precise Event)L1D  cacheable loads. WARNING: event may overcount loadsL1D load lock accepted in fill bufferL1D_CACHE_PREFETCH_LOCK_FB_HITL1D prefetch load lock accepted in fill bufferOpportunistic hits in streamingLoad operations conflicting with software prefetchesLongest latency cache referenceMemory Disambiguation ActivityLoad instructions retired which hit offcoreCounts cycles the Offcore Request buffer or Super Queue is full.False dependencies due to partial address formingProgrammable interrupt controllerRegister allocation table stallsCounts number of segment register loads128 bit SIMD integer operations64 bit SIMD integer operationsCounts cycles the Offcore Request buffer or Super Queue is full and request(s) are outstanding.Super Queue Activity Related to L2 Cache AccessTwo micro-ops instructions decodedMicro-ops decoded by decoder 0Micro-ops unfusions due to FP exceptionsOffcore response 0 (must provide at least one request and one response umasks)Request: counts the number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetchesRequest: counts the number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFORequest: counts the number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetchesRequest: counts the number of writeback (modified to exclusive) transactionsRequest: counts the number of data cacheline reads generated by L2 prefetchersRequest: counts the number of RFO requests generated by L2 prefetchersRequest: counts the number of code reads generated by L2 prefetchersRequest: counts one of the following transaction types, including L3 invalidate, I/O, full or partial writes, WC or non-temporal stores, CLFLUSH, Fences, lock, unlock, split lockRequest: combination of PF_IFETCH | DMND_IFETCHRequest: combination of all requests umasksDMND_DATA_RD:DMND_RFO:DMND_IFETCH:WB:PF_DATA_RD:PF_RFO:PF_IFETCH:OTHERRequest: any data read/write requestDMND_DATA_RD:PF_DATA_RD:DMND_RFO:PF_RFORequest: any data read in requestRequest: combination of DMND_RFO | PF_RFOResponse: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping)Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where no modified copies were found (clean)Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where modified copies were found (HITM)Response: counts L3 Hit: local or remote home requests that hit a remote L3 cacheline in modified (HITM) stateResponse: counts L3 Miss: local homed requests that missed the L3 cache and was serviced by forwarded data following a cross package snoop where no modified copies found. (Remote home requests are not counted)Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAMResponse: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAMResponse: Non-DRAM requests that were serviced by IOHResponse: requests serviced by any source but IOHUNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:REMOTE_CACHE_FWD:REMOTE_CACHE_HITM:REMOTE_DRAM:LOCAL_DRAMResponse: requests serviced by local or remote DRAMResponse: requests that missed in L3REMOTE_CACHE_HITM:REMOTE_CACHE_FWD:REMOTE_DRAM:LOCAL_DRAM:NON_DRAMResponse: requests hit local core or uncore caches or local DRAMUNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:LOCAL_DRAMResponse: requests that miss L3 and hit remote caches or DRAMREMOTE_CACHE_HITM:REMOTE_CACHE_FWD:REMOTE_DRAMResponse: combination of all response umasksUNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:REMOTE_CACHE_FWD:REMOTE_CACHE_HITM:REMOTE_DRAM:LOCAL_DRAM:NON_DRAMRetirement slots used (Precise Event)Cycles Uops are being retired (Precise Event)Cycles No Uops retired (Precise Event)Macro-fused Uops retired (Precise Event)Uops executed on port 2 on any thread (core count only)Uops executed on port 3 on any thread (core count only)Uops executed on port 4 on any thread (core count only)Uops issued on ports 0, 1 or 5Uops issued on ports 2, 3 or 4 on any thread (core count only)Cycles no Uops issued on ports 0, 1 or 5Stack pointer instructions decodedUops decoded by Microcode SequencerCycles in which at least one uop is decoded by Microcode SequencerLoads delayed with at-Retirement block codeCacheable loads delayed with L1D block codeLoads delayed due to a store blocked for unknown dataLoads delayed due to a store blocked for an unknown addressSIMD Packed-Double Uops retired (Precise Event)SIMD Packed-Single Uops retired (Precise Event)SIMD Scalar-Double Uops retired (Precise Event)SIMD Scalar-Single Uops retired (Precise Event)SIMD Vector Integer Uops retired (Precise Event)Streaming SIMD L1D NTA prefetch missCounts the number of L2 secondary misses that hit the Super QueueCounts the number of L2 secondary misses during the Super Queue filling L2Counts number of Super Queue LRU hints sent to L3Counts the number of SQ L2 fills dropped due to L2 busySuper Queue lock splits across a cache lineThread responded HITE to snoopThread responded HITM to snoopSIMD integer 64 bit pack operationsSIMD integer 64 bit arithmetic operationsSIMD integer 64 bit logical operationsSIMD integer 64 bit packed multiply operationsSIMD integer 64 bit shift operationsSIMD integer 64 bit shuffle/move operationsSIMD integer 64 bit unpack operations128 bit SIMD integer pack operations128 bit SIMD integer arithmetic operations128 bit SIMD integer logical operations128 bit SIMD integer multiply operations128 bit SIMD integer shift operations128 bit SIMD integer shuffle/move operations128 bit SIMD integer unpack operationsFPU control word write stall cyclesReservation Station full stall cyclesOther Resource related stall cyclesCounts number of offcore demand code read requests. Does not count L2 prefetch requests.Offcore demand data read requestsOffcore L1 data cache writebacksCounts number of offcore uncached memory requestsLoad instructions retired that HIT modified data in sibling core (Precise Event)Load instructions retired remote cache HIT data source (Precise Event)Load instructions retired remote DRAM and remote home-remote cache HITM (Precise Event)Load instructions retired with a data source of local DRAM or locally homed remote hitm (Precise Event)Load instructions retired where the memory reference missed L3 and data source is unknown (Model 46 only, Precise Event)Load instructions retired where the memory reference missed L1, L2, L3 caches and to perform I/O (Model 46 only, Precise Event)Retired stores that miss the DTLB (Precise Event)Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)Retired loads that hit the L1 data cache (Precise Event)Retired loads that hit the L2 cache (Precise Event)Retired loads that miss the L3 cache (Precise Event)Retired loads that hit valid versions in the L3 cache (Precise Event)This is an alias for L3_UNSHARED_HITRetired loads that hit sibling core's L2 in modified or unmodified states (Precise Event)Memory instructions retired above programmed clocks, minimum threshold value is 3, (Precise Event and ldlat required)Instructions retired which contains a load (Precise Event)Instructions retired which contains a store (Precise Event)Counts memory disambiguation reset cyclesCounts the number of times the memory disambiguation watchdog kicked inCounts the cycles that the memory disambiguation watchdog is activeMacro-fused instructions decodedExecution pipeline restart due to Memory ordering conflictsCounts the number of macro-fusion assistsCycles when uops were delivered by the LSDCycles no uops were delivered by the LSDLoads dispatched that bypass the MOBLoads dispatched from stage 305L2 demand lock RFOs in E stateL2 demand lock RFOs in I state (misses)L2 demand lock RFOs in S stateAll demand L2 lock RFOs that hit the cacheL2 demand lock RFOs in M stateAll L2 demand store RFOs that hit the cacheL2 demand store RFOs in I state (misses)L2 demand store RFOs in the E state (exclusive)L2 demand store RFOs in M stateL2 demand store RFOs in S stateL2 instruction fetch transactionsL1D writeback to L2 transactionsL2 writeback to LLC transactionsL2 lines evicted by a demand requestL2 modified lines evicted by a demand requestL2 lines evicted by a prefetch requestL2 modified lines evicted by a prefetch requestL2 lines allocated in the E stateL2 lines allocated in the S stateCount L2 HW prefetcher detector hitsCount L2 HW prefetcher allocationsCount L2 HW data prefetcher triggeredCount L2 HW code prefetcher triggeredCount L2 HW DCA prefetcher triggeredCount L2 HW prefetcher kick startedL2 data demand loads in E stateL2 data demand loads in I state (misses)L2 data demand loads in M stateL2 data demand loads in S stateL2 data prefetches in the I state (misses)L2 data prefetches in the S stateL1I instruction fetch stall cyclesL1 writebacks to L2 in E stateL1 writebacks to L2 in I state (misses)L1 writebacks to L2 in M stateL1 writebacks to L2 in S stateL1D hardware prefetch requestsL1D hardware prefetch requests triggeredL1 data cache stores in E stateL1 data cache store in the I stateL1 data cache stores in M stateL1 data cache stores in S stateL1 data cache store in all statesL1 data cache load locks in E stateL1 data cache load locks in M stateL1 data cache load locks in S stateL1 data cache read in I state (misses)L1 data cacheable reads and writesL1D cache lines replaced in M stateL1D cache lines allocated in the M stateL1D snoop eviction of cache lines in M stateInstructions Retired (Precise Event)Retired floating-point operations (Precise Event)Instructions that must be decoded by decoder 0Any Instruction Length Decoder stall cyclesInstruction Queue full stall cyclesLength Change Prefix stall cyclesStall cycles due to BPU MRU bypassInstruction Fetche unit victim cache fullL1 Instruction cache evictionsAll Floating Point to and from MMX transitionsTransitions from MMX to Floating Point instructionsTransitions from Floating Point to MMX instructionsComputational floating-point operations executedFloating point assists for invalid input value (Precise Event)Floating point assists for invalid output value (Precise Event)Extended Page Directory Entry missExtended Page Directory Pointer missExtended Page Directory Pointer hitDTLB first level misses but second level hitNumber of DTLB cache misses where the low part of the linear to physical address translation was missedNumber of DTLB misses where the high part of the linear to physical address translation was missedCounts number of completed large page walks due to misses in the STLBDTLB load miss caused by low part of addressDTLB load miss page walks completeNumber of DTLB cache load misses where the high part of the linear to physical address translation was missedCounts number of completed large page walks due to load miss in the STLBCycles when thread is not halted (programmable counter)Reference base clock (133 Mhz) cycles when thread is not haltedTotal number of elapsed cycles. Does not work when C-state enabledCounts mispredicted direct and indirect near unconditional retired callsMispredicted conditional branches executedMispredicted unconditional branches executedMispredicted non call branches executedMispredicted indirect call branches executedMispredicted indirect non call branches executedMispredicted call branches executedMispredicted return branches executedMispredicted taken branches executedRetired branch instructions (Precise Event)Retired conditional branch instructions (Precise Event)Retired near call instructions (Precise Event)Unconditional branches executedUnconditional call branches executedIndirect call branches executedIndirect non call branches executedAll non call branches executedIndirect return branches executedEarly Branch Prediction Unit clearsLate Branch Prediction Unit clearsCount any Branch Prediction Unit clearsBACLEAR asserted with bad target addressBACLEAR asserted, regardless of causeCounts the number of cycles the divider is busy executing divide or square root operations. The divide can be integer, X87 or Streaming SIMD Extensions (SSE). The square root operation can be either X87 or SSE.Counts the number of divide or square root operations. The divide can be integer, X87 or Streaming SIMD Extensions (SSE). The square root operation can be either X87 or SSE.Counts the number of multiply operations executed. This includes integer as well as floating point multiply operations but excludes DPPS mul and MPSAD..Intel Westmere DPwsm_dpwsmL3_LAT_CACHE:REFERENCEL3_LAT_CACHE:MISSBranch Prediction Unit clearsExtended Page TableLoad delayed by block codeCache lockedLast level cache accessesL3_LAT_CACHESuper Queue full stall cyclesTwo Uop instructions decodedSNOOPQ_REQUESTSSnoopq requestsOffcore requestsMISALIGN_MEMORYMisaligned accessesLSD_OVERFLOWMachine clear assertedSSE/MMX micro-opsLarge ITLB accessesITLB missSuper Queue miscellaneous128 bit SIMD operationsOFFCORE_REQUESTS_OUTSTANDINGOutstanding offcore requestsMACRO_INSTS_FUSIONS_DECODEDMacro-instructionsSB_DRAINStore bufferSNOOPQ_REQUESTS_OUTSTANDINGOutstanding snoop requestsL1I instruction fetchL1D writebacks to L2BR_MISP_RETIRED:ALL_BRANCHESCycles thread is activeOFFCORE_RESPONSE_1OTHER_LLC_MISSLOCAL_CACHEINVALIDATE_NOT_EMPTYINVALIDATE:c=1LOCAL_HITMREMOTE_HITMUNKNOWN_SOURCEAll Store buffer stall cyclesOutstanding offcore readsANY_READ_NOT_EMPTYANY_READ:c=1READ_DATA_NOT_EMPTYDEMAND_READ_DATA:c=1READ_CODE_NOT_EMPTYDEMAND_READ_CODE:c=1RFO_NOT_EMPTYDEMAND_RFO:c=1ITLB miss page walksWALK_CYCLESITLB miss page walk cyclesUOPS:c=1:i=1SSE FP double precision UopsSSE FP single precision UopsSelf-modifying code detectedSnoop code requestsSnoop data requestsSnoop invalidate requestsCYCLES_ALL_THREADSANY:c=1:t=1CORE_STALL_CYCLESANY:c=1:i=1:t=1DTLB miss large page walksDTLB miss page walk cyclesLast level cache missLast level cache referenceTotal cycles (Precise Event)ANY_P:c=16:i=1CORE_ACTIVE_CYCLES_NO_PORT5CORE_ACTIVE_CYCLESCORE_STALL_CYCLES_NO_PORT5CORE_STALL_COUNTCORE_STALL_CYCLES:e:t:i:c=1CORE_STALL_COUNT_NO_PORT5ANY:c=16:i=1Cycles no Uops are decodedIntel Westmere (single-socket)Count core clock cycles whenever the clock signal on the specific core is running (not halted).Count the number of instructions at retirement.Count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch (Alias for L3_LAT_CACHE:REFERENCE).This is an alias for L3_LAT_CACHE:REFERENCECount each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch (Alias for L3_LAT_CACHE:MISS)This is an alias for L3_LAT_CACHE:MISSL1D cacheable load lock speculated or retired accepted into the fill bufferMispredicted retired branches (Precise Event)SIMD micro-ops retired (Precise Event)Offcore requests blocked due to Super Queue fullSIMD 64-bit integer operationsBranch address calculator clearsMemory instructions retired (Precise Event)BACLEAR forced by Instruction queueNumber of loops that cannot stream from the instruction queue.X87 Floating point assists (Precise Event)Count the number of instructions decoded that are macros-fused but not necessarily executed or retiredFalse dependencies due to partial address aliasingLoad instructions retired (Precise Event)Memory loads retired (Precise Event)Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardwareCounts unfusion events due to floating point exception to a fused uopOffcore response 1 (must provide at least one request and one response umasks)LOCAL_DRAM_AND_REMOTE_CACHE_HITResponse: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM or a remote cacheResponse: counts L3 Miss: remote home requests that missed the L3 cacheUNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:REMOTE_CACHE_HITM:OTHER_LLC_MISS:REMOTE_DRAM:LOCAL_DRAM_AND_REMOTE_CACHE_HITREMOTE_CACHE_HITM:REMOTE_DRAM:OTHER_LLC_MISS:LOCAL_DRAM_AND_REMOTE_CACHE_HIT:NON_DRAMResponse: any local (core and socket) cachesUNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITMUNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:REMOTE_CACHE_HITM:REMOTE_CACHE_FWD:REMOTE_DRAM:LOCAL_DRAM:NON_DRAMUNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:REMOTE_CACHE_HITM:REMOTE_DRAM:OTHER_LLC_MISS:LOCAL_DRAM_AND_REMOTE_CACHE_HIT:NON_DRAMFLAGS:REGISTERS:ROB_READ_PORT:SCOREBOARDL1D cache lines replaced in M state Retired loads that miss the LLC cache (Precise Event)Retired loads that hit valid versions in the LLC cache (Precise Event)Outstanding snoop code requestsCycles snoop code requests queue not emptyOutstanding snoop data requestsCycles snoop data requests queue not emptyOutstanding snoop invalidate requestsCycles snoop invalidate requests queue not emptyLoad instructions retired local dram and remote cache HIT data sources (Precise Event)Load instructions retired IO (Precise Event)Retired loads that hit remote socket in modified state (Precise Event)Load instructions retired other LLC miss (Precise Event)Load instructions retired unknown LLC miss (Precise Event)Retired loads with a data source of local DRAM or locally homed remote cache HITM (Precise Event)Retired loads instruction that hit modified data in sibling core (Precise Event)Retired loads instruction that hit remote cache hit data source (Precise Event)Retired loads instruction remote DRAM and remote home-remote cache HITM (Precise Event)Counts the number of cycles the divider is busy executing divide or square root operations. The divide can be integer, X87 or Streaming SIMD Extensions (SSE). The square root operation can be either X87 or SSE. Count may be incorrect when HT is onCounts the number of divide or square root operations. The divide can be integer, X87 or Streaming SIMD Extensions (SSE). The square root operation can be either X87 or SSE. Count may be incorrect when HT is onCounts the number of multiply operations executed. This includes integer as well as floating point multiply operations but excludes DPPS mul and MPSAD. Count may be incorrect when HT is onOutstanding offcore demand code readsOutstanding offcore demand data readsOutstanding offcore demand RFOsNumber of cycles with offcore reads busyNumber of cycles with offcore demand data reads busyNumber of cycles with offcore code reads busyNumber of cycles with offcore rfo busyAll X87 Floating point assists (Precise Event)X87 Floating point assists for invalid input value (Precise Event)X87 Floating point assists for invalid output value (Precise Event)Super Queue LRU hints sent to LLCNumber of completed large page walks due to misses in the STLBITLB misses hitting second level TLBCounts the number of micro-ops delivered by LSDCycles is which at least one micro-op delivered by LSDCycles is which no micro-op is delivered by LSDExecution pipeline restart due to Memory ordering conflicts Cycles machine clear is assertedStore referenced with misaligned addressLoads that partially overlap an earlier storeOffcore demand code read requestsNumber of loads dispatched from the Reservation Station (RS) that bypass the Memory Order BufferNumber of delayed RS dispatches at the stage latchNumber of loads dispatched from Reservation Station (RS)Cycles uops issued on either threads (core count)Cycles no uops issued on any threads (core count)DTLB miss caused by low part of addressDTLB load miss page walk cyclesDTLB load miss large page walk cyclesRetired MMX instructions (Precise Event)Uops executed on port 0 (integer arithmetic, SIMD and FP add uops)Uops executed on port 1 (integer arithmetic, SIMD, integer shift, FP multiply, FP divide uops)Uops executed on port 2 on any thread (load uops) (core count only)Uops executed on port 3 on any thread (store uops) (core count only)Uops executed on port 4 on any thread (handle store values for stores on port 3) (core count only)Cycles in which uops are executed only on port0-4 on any thread (core count only)Cycles in which uops are executed on any port any thread (core count only)Cycles in which no uops are executed on any port any thread (core count only)Cycles in which no uops are executed on any port0-4 on any thread (core count only)Number of transitions from stalled to uops to execute on any port any thread (core count only)Number of transitions from stalled to uops to execute on ports 0-4 on any thread (core count only)CORE_STALL_CYCLES_NO_PORT5:e:t:i:c=1Extended Page Table walk cyclesMispredicted retired branch instructions (Precise Event)Mispredicted near retired calls (Precise Event)Mispredicted conditional branches retired (Precise Event)Cycles Uops are not retiring (Precise Event)Total cycles using precise uop retired event (Precise Event)Alias for TOTAL_CYCLES (Precise Event)Counts the number of uops decoded by the Microcode Sequencer (MS). The MS delivers uops when the instruction is more than 4 uops long or a microcode assist is occurring.,/%Intel Sandy Bridge EPsnb_epIntel Sandy BridgesnbAGU_BYPASS_CANCELBranch re-steeredMispredicted retired branchesLocked cycles in L1D and L2CPL_CYCLESDSB2MITE_SWITCHESDSB_FILLDSB fillsDTLB_STORE_MISSESX87 Floating point assistsHW_PRE_REQHardware prefetch requestsInstruction Cache accessesIDQIDQ operationsIDQ_UOPS_NOT_DELIVEREDUops not deliveredINSTS_WRITTEN_TO_IQInstructions written to IQINT_MISCMiscellaneous internalsInstruction TLBL1D_BLOCKSL1D is blockingL1D pending missesL2_L1D_WB_RQSTSL2_STORE_LOCK_RQSTSL2 store lock requestsL2_TRANSLD_BLOCKSBlocking loadsLD_BLOCKS_PARTIALPartial load blocksMEM_LOAD_UOPS_LLC_HIT_RETIREDL3 hit loads uops retiredMEM_LOAD_LLC_HIT_RETIREDMEM_LOAD_UOPS_MISC_RETIREDMEM_LOAD_MISC_RETIREDMEM_LOAD_UOPS_RETIREDMemory loads uops retiredMEM_TRANS_RETIREDMemory transactions retiredMEM_UOPS_RETIREDMemory uops retiredMEM_UOP_RETIREDMISALIGN_MEM_REFMisaligned memory referencesOFFCORE_REQUESTS_BUFFEROffcore requests bufferOTHER_ASSISTSCount hardware assistsPARTIAL_RAT_STALLSRESOURCE_STALLS2ROB_MISC_EVENTSReorder buffer eventsRS_EVENTSReservation station eventsSIMD_FP_256SuperQ eventsUops executedUOPS_DISPATCHED_PORTUops retiredCYCLE_ACTIVITYStalled cyclesExtended page tablepage walkerCYCLES_GE_1_UOP_EXECCYCLES_GE_2_UOPS_EXECCYCLES_GE_3_UOPS_EXECCYCLES_GE_4_UOPS_EXECCORE_CYCLES_GE_1CORE:c=1CORE_CYCLES_GE_2CORE:c=2CORE_CYCLES_GE_3CORE:c=3CORE_CYCLES_GE_4CORE:c=4CORE_CYCLES_NONECORE:iUOPS:c=4CYCLES_L2_PENDINGCYCLES_L1D_PENDINGCYCLES_NO_DISPATCHCycles of dispatch stallsSTALLS_L2_PENDINGSTALLS_L1D_PENDINGPF_LLC_DATA_RDPF_LLC_IFETCHBUS_LOCKSDMND_RFO:PF_RFO:PF_LLC_RFONO_SUPPLLC_HITMLLC_HITELLC_HITFLLC_MISS_LOCAL_DRAMLLC_MISS_LOCALLLC_MISS_REMOTELLC_MISS_REMOTE_DRAMSNP_NOT_NEEDEDNO_SNP_NEEDEDSnoop: any snoop reasonALL:c=1:iALL:c=10:iPORT_2_LDPORT_2_STAPORT_0_COREPORT_0:tPORT_1_COREPORT_1:tPORT_2_COREPORT_2:tPORT_3_COREPORT_3:tPORT_4_COREPORT_4:tPORT_5_COREPORT_5:tDTLB_THREADSTLB_ANYNumber of STLB flushesSplit locks in SQEMPTY_CYCLESEMPTY_ENDEMPTY_CYCLES:c=1:e:iLBR_INSERTSALL_FL_EMPTYALL_PRF_CONTROLANY_PRF_CONTROLBOB_FULLOOO_RSRCROBFCSWMEM_RSLB:SB:RSLD_SBOOO_SRCCYCLES_FLAGS_MERGE_UOPFLAGS_MERGE_UOP:c=1MUL_SINGLE_UOPSLOW_LEA_WINDOWAVX_TO_SSESSE_TO_AVXAVX_STOREALL_DATA_RD_CYCLESALL_DATA_RD:c=1DEMAND_CODE_RD_CYCLESDEMAND_CODE_RD:c=1DEMAND_DATA_RD_CYCLESDEMAND_DATA_RD:c=1ALL_DATA_RDDEMAND_DATA_RD:c=6DEMAND_RFO_CYCLESALL_DATA_READALL_LOADSANY_LOADSALL_STORESANY_STORESLOCK_LOADSLOCK_STORESSPLIT_LOADSSPLIT_STORESSTLB_MISS_LOADSSTLB_MISS_STORESPRECISE_STOREL1_HITXSNP_HITXSNP_HITMXSNP_MISSXSNP_NONEMASKMOVMEMORY_ORDERINGSW_PFALL_STA_BLOCKDATA_UNKNOWNSTORE_FORWARDNO_SRALL_BLOCKL2_FILLL2_WBALL_PREFETCHALL_CODE_RDCODE_RD_HITCODE_RD_MISSALL_DEMAND_DATA_RDALL_DEMAND_RD_HITALL_PFRFO_ANYAny RFO requests to L2 cacheRFO_HITSDIRTY_ANYPENDING:e=1:c=1EDGEPENDING_CYCLES_ANYPENDING:c=1:tBANK_CONFLICTBANK_CONFLICT_CYCLESBANK_CONFLICT:c=1ALLOCATED_IN_MALL_M_REPLACEMENTRAT_STALL_CYCLESRECOVERY_STALLS_COUNTRECOVERY_CYCLES_ANYPREC_DISTStall cycles due to IQ fullCYCLES_0_UOPS_DELIV_CORECYCLES_GE_1_UOP_DELIV_CORECORE:c=4:iCYCLES_LE_1_UOP_DELIV_CORECYCLES_LE_2_UOP_DELIV_CORECYCLES_LE_3_UOP_DELIV_CORECYCLES_FE_WAS_OKCORE:c=1:iCycles IDQ is emptyMS_DSB_UOPSMS_MITE_UOPSMS_UOPSMS_SWITCHESMS_UOPS:c=1:eMS_DSB_UOPS_CYCLESMS_DSB_UOPS:c=1MS_MITE_UOPS_CYCLESMS_MITE_UOPS:c=1MS_UOPS_CYCLESMS_UOPS:c=1ALL_DSB_UOPSALL_DSB_CYCLESALL_DSB_CYCLES_4_UOPSALL_MITE_UOPSALL_MITE_CYCLESALL_MITE_CYCLES_4_UOPSMS_DSB_UOPS_OCCURMS_DSB_UOPS:c=1:e=1Number of X87 uops executedSSE_FP_PACKED_DOUBLESSE_FP_SCALAR_SINGLESSE_PACKED_SINGLESSE_SCALAR_DOUBLESIMD_INPUTSIMD_OUTPUTX87_INPUTX87_OUTPUTALL_CANCELEXCEED_DSB_LINESOTHER_CANCELPENALTY_CYCLESREF_XCLKREF_XCLK_ANYREF_XCLK:tONE_THREAD_ACTIVERING0RING0_TRANSRING0:c=1:e=1RING123SPLIT_LOCK_UC_LOCK_DURATIONCACHE_LOCK_DURATIONNONTAKEN_CONDTAKEN_RETURN_NEARTAKEN_DIRECT_NEAR_CALLTAKEN_INDIRECT_NEAR_CALLANY_CONDANY_DIRECT_NEAR_CALLFAR_BRANCHNEAR_TAKENTAKEN_DIRECT_JUMPAll taken non-indirect callsALL_CONDITIONALAll non-indirect callsALL_DIRECT_JMPALL_INDIRECT_NEAR_RETURNFPU_DIV_ACTIVEFPU_DIVFPU_DIV_ACTIVE:c=1:e=1-*Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another pageCounts arithmetic multiply operationsCount branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instructionUnhalted core cycles at a specific ring levelNumber of DSB to MITE switchesCounts number of floating point eventsNumber of instructions at retirementWriteback requests from L1D to L2Alias for LAST_LEVEL_CACHE_MISSESAlias for LAST_LEVEL_CACHE_REFERENCESLoad dispatches that hit fill bufferCore-originated cacheable demand requests to L3L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RETIRED)Loads and some non simd split loads uops retiredLoads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED)Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED)Memory uops retired (deprecated use MEM_UOPS_RETIRED)Partial Register Allocation Table stallsCounts 256-bit packed floating point instructionsUops dispatch to specific portsMEM_LOAD_UOPS_LLC_MISS_RETIREDLoad uops retired which miss the L3 cacheOffcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)Load uops that miss in the L3 and hit local DRAMLoad uops that miss in the L3 and hit remote DRAMCounts total number of uops executed from any thread per cycleCounts total number of uops executed per thread each cycleNumber of cycles with no uops executedCycles where at least 1 uop was executed per threadCycles where at least 2 uops were executed per threadCycles where at least 3 uops were executed per threadCycles where at least 4 uops were executed per threadCycles where at least 1 uop was executed from any threadCycles where at least 2 uops were executed from any threadCycles where at least 3 uops were executed from any threadCycles where at least 4 uops were executed from any threadCycles where no uop is executed on any threadNumber of page walks with a LLC missNumber of uops delivered by the Loop Stream Detector (LSD)Cycles with uops delivered by the LSD but which did not come from decoderCycles with 4 uops delivered by the LSD but which did not come from decoderCycles for an extended page table walkCycles with pending L2 miss loadsCycles with pending L1D load cache missesExecution stalls due to L2 pending loadsExecution stalls due to L1D pending loadsCounts the number of times the front end is re-steered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front endRequest: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetchesRequest: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetchesRequest: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetchesRequest: number of writebacks (modified to exclusive) transactionsRequest: number of data cacheline reads generated by L2 prefetchersRequest: number of RFO requests generated by L2 prefetchersRequest: number of code reads generated by L2 prefetchersRequest: number of L3 prefetcher requests to L2 for loadsRequest: number of RFO requests generated by L2 prefetcherRequest: number of L2 prefetcher requests to L3 for instruction fetchesRequest: number bus lock and split lock requestsRequest: number of streaming store requestsRequest: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCHPF_IFETCH:DMND_IFETCH:PF_LLC_IFETCHRequest: combination of all request umasksDMND_DATA_RD:DMND_RFO:DMND_IFETCH:WB:PF_DATA_RD:PF_RFO:PF_IFETCH:PF_LLC_DATA_RD:PF_LLC_RFO:PF_LLC_IFETCH:BUS_LOCKS:STRM_ST:OTHERRequest: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RDDMND_DATA_RD:PF_DATA_RD:PF_LLC_DATA_RDRequest: combination of DMND_RFO | PF_RFO | PF_LLC_RFOResponse: count any response typeSupplier: counts number of times supplier information is not availableSupplier: counts L3 hits in M-state (initial lookup)Supplier: counts L3 hits in E-stateSupplier: counts L3 hits in S-stateSupplier: counts L3 hits in F-stateSupplier: counts L3 misses to local DRAMSupplier: counts L3 misses to remote DRAMSupplier: counts L3 misses to local or remote DRAMLLC_MISS_LOCAL:LLC_MISS_REMOTESupplier: counts L3 hits in any state (M, E, S, F)LLC_HITM:LLC_HITE:LLC_HITS:LLC_HITFSnoop: counts number of times no snoop-related information is availableSnoop: counts the number of times no snoop was needed to satisfy the requestSnoop: counts number of times a snoop was needed and it missed all snooped cachesSnoop: counts number of times a snoop was needed and it hit in at leas one snooped cacheSnoop: counts number of times a snoop was needed and data was forwarded from a remote socketSnoop: counts number of times a snoop was needed and it hitM-ed in local or remote cacheSnoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactionsSNP_NONE:SNP_NOT_NEEDED:SNP_MISS:SNP_NO_FWD:SNP_FWD:HITM:NON_DRAMAll uops that actually retired (Precise Event)Number of retirement slots used (Precise Event)Cycles no executable uop retired (Precise Event)Number of uops issued by the RAT to the Reservation Station (RS)Cycles no uops issued on this core (by any thread)Cycles no uops issued by this threadCycles which a Uop is dispatched on port 0Cycles which a Uop is dispatched on port 1Cycles in which a load uop is dispatched on port 2Cycles in which a store uop is dispatched on port 2Cycles in which a uop is dispatched on port 2Cycles in which a uop is dispatched on port 3Cycles which a uop is dispatched on port 4Cycles which a Uop is dispatched on port 5Cycles in which a uop is dispatched on port 0 for any threadCycles in which a uop is dispatched on port 1 for any threadCycles in which a uop is dispatched on port 2 for any threadCycles in which a uop is dispatched on port 3 for any threadCycles in which a uop is dispatched on port 4 for any threadCycles in which a uop is dispatched on port 5 for any threadNumber of DTLB flushes of thread-specific entriesCounts 256-bit packed single-precisionCounts 256-bit packed double-precisionCycles the RS is empty for this threadCounts number of time the Reservation Station (RS) goes from empty to non-emptyCount each time an new LBR record is saved by HWCycles stalled due to free list emptyCycles stalls due to control structures full for physical registersCycles Allocator is stalled due Branch Order BufferCycles stalled due to out of order resources fullCycles stalled due to Resource Related reasonCycles stalled due to lack of load buffersCycles stalled due to no eligible RS entry availableCycles stalled due to no store buffers available (not including draining from sync)Cycles stalled due to re-order buffer fullCycles stalled due to writing the FPU control wordCycles stalled due to the MXCSR register ranme occurring too close to a previous MXCSR renameCycles stalled due to LB, SB or RS being completely in useResource stalls due to load or store buffers all being in useResource stalls due to Rob being full, FCSW, MXCSR and OTHERNumber of flags-merge uops in flight in each cycleCycles in which flags-merge uops in flightNumber of Multiply packed/scalar single precision uops allocatedNumber of cycles with at least one slow LEA uop allocatedNumber of instructions that experienced an ITLB missNumber of transitions from AVX-256 to legacy SSE when penalty applicableNumber of transitions from legacy SSE to AVX-256 when penalty applicableNumber of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-256b operationsCycles with cacheable data read transactions in the superQCycles with demand code reads transactions in the superQCycles with demand data read transactions in the superQCacheable data read transactions in the superQ every cycleCode read transactions in the superQ every cycleDemand data read transactions in the superQ every cycleCycles with at lesat 6 offcore outstanding demand data read requests in the uncore queueOutstanding RFO (store) transactions in the superQ every cycleCycles with outstanding RFO (store) transactions in the superQOffcore requests buffer cannot take more entries for this thread coreDemand and prefetch read requests sent to uncoreOffcore code read requests, including cacheable and un-cacheablesDemand Data Read requests sent to uncoreOffcore Demand RFOs, includes regular RFO, Locks, ItoMSpeculative cache-line split load uops dispatched to the L1DSpeculative cache-line split Store-address uops dispatched to L1DAny retired loads (Precise Event)Any retired stores (Precise Event)Locked retired loads (Precise Event)Locked retired stores (Precise Event)Retired loads causing cacheline splits (Precise Event)Retired stores causing cacheline splits (Precise Event)STLB misses dues to retired loads (Precise Event)STLB misses dues to retired stores (Precise Event)Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)Capture where stores occur, must use with PEBS (Precise Event required)A load missed L1D but hit the Fill Buffer (Precise Event)Load hit in nearest-level (L1D) cache (Precise Event)Load hit in mid-level (L2) cache (Precise Event)Load hit in last-level (L3) cache with no snoop needed (Precise Event)Retired load uops which data sources were data missed LLC (excluding unknown data source)Counts load driven L3 misses and some non simd split loads (Precise Event)Load LLC Hit and a cross-core Snoop hits in on-pkg core cache (Precise Event)Load had HitM Response from a core on same socket (shared LLC) (Precise Event)Load LLC Hit and a cross-core Snoop missed in on-pkg core cache (Precise Event)The number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0Number of Memory Ordering Machine Clears detectedNumber of machine clears (nukes) of any typeCore-originated cacheable demand requests missed L3Core-originated cacheable demand requests that refer to L3Non sw-prefetch load dispatches that hit the fill buffer allocated for HW prefetchNon sw-prefetch load dispatches that hit the fill buffer allocated for SW prefetchFalse dependencies in MOB due to partial compare on addressNumber of times that load operations are temporarily blocked because of older stores, with addresses that are not yet known. A load operation may incur more than one block of this typeBlocked loads due to store buffer blocks with unknown dataLoads blocked by overlapping with store buffer that cannot be forwardedNumber of split loads blocked due to resource not availableNumber of cases where any load is blocked but has not DCU missTransactions accessing MLC pipeL2 cache accesses when fetching instructionsL1D writebacks that access L2 cacheDemand Data Read* requests that access L2 cacheL2 fill requests that access L2 cacheL2 writebacks that access L2 cacheL2 or L3 HW prefetches that access L2 cache (including rejects)RFO requests that access L2 cacheRFOs that hit cache lines in E stateRFOs that miss cache (I state)RFOs that hit cache lines in M stateRFOs that access cache lines in any stateAny ifetch request to L2 cacheL2 cache hits when fetching instructionsL2 cache misses when fetching instructionsDemand  data read requests to L2 cacheDemand data read requests that hit L2Any L2 HW prefetch request to L2 cacheRequests from the L2 hardware prefetchers that hit L2 cacheRequests from the L2 hardware prefetchers that miss L2 cacheRFO requests that hit L2 cacheRFO requests that miss L2 cacheL2 clean line evicted by a demandL2 dirty line evicted by a demandL2 clean line evicted by a prefetchL2 dirty line evicted by an MLC PrefetchAny L2 dirty line evicted (does not cover rejects)L2 cache lines filling (counting does not cover rejects)L2 cache lines in E state (counting does not cover rejects)L2 cache lines in I state (counting does not cover rejects)L2 cache lines in S state (counting does not cover rejects)Non rejected writebacks from L1D to L2 cache lines in E stateNon rejected writebacks from L1D to L2 cache lines in M stateNon rejected writebacks from L1D to L2 cache lines in S stateNumber of modified lines evicted from L1 and missing L2 (non-rejected WB from DCU)Occurrences of L1D_PEND_MISS going activeNumber of L1D load misses outstanding every cycleCycles with L1D load misses outstandingCycles with L1D load misses outstanding from any threadNumber of cycles a demand request was blocked due to Fill Buffer (FB) unavailabilityNumber of dispatched loads cancelled due to L1D bank conflicts with other load portsCycles when dispatched loads are cancelled due to L1D bank conflicts with other load portsNumber of allocations of L1D cache lines in modified (M) stateNumber of cache lines in M-state evicted of L1D due to snoop HITM or dirty line replacementNumber of modified lines evicted from L1D due to replacementNumber of cache lines brought into the L1D cacheNumber of ITLB flushes, includes 4k/2M/4M pagesCycles RAT external stall is sent to IDQ for this threadCycles waiting to be recovered after Machine Clears due to all other cases except JEClearNumber of times need to wait after Machine Clears due to all other cases except JEClearCycles during which the allocator was stalled due to recovery from earlier clear event for any thread (e.g. misprediction or memory nuke)Number of instructions retiredPrecise instruction retired event to reduce effect of PEBS shadow IP distribution (Precise Event)Number of instructions written to IQ every cycleStall caused by changing prefix length of the instructionNumber of non-delivered uops to RAT (use cmask to qualify further)Cycles per thread when 4 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalledCycles per thread when 1 or more uops are delivered to the Resource Allocation Table (RAT) by the front endCycles per thread when 3 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalledCycles with less than 2 uops delivered by the front endCycles with less than 3 uops delivered by the front endCycles Front-End (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling FENumber of uops delivered to IDQ from MITE pathNumber of uops delivered to IDQ from DSB pathNumber of uops delivered to IDQ when MS busy by DSBNumber of uops delivered to IDQ when MS busy by MITENumber of uops were delivered to IDQ from MS by either DSB or MITECycles where uops are delivered to IDQ from MITE (MITE active)Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS_Busy, initiated by Decode Stream Buffer (DSB) or MITECycles where uops are delivered to IDQ from DSB (DSB active)Cycles where uops delivered to IDQ when MS busy by DSBCycles where uops delivered to IDQ when MS busy by MITECycles where uops delivered to IDQ from MS by either BSD or MITENumber of uops deliver from either DSB pathsCycles MITE/MS deliver anythingCycles Decode Stream Buffer (DSB) is delivering 4 UopsNumber of uops delivered from either MITE pathsCycles DSB/MS deliver anythingCycles MITE is delivering 4 UopsNumber of uops delivered to IDQ from any pathOccurrences of DSB MS going activeNumber of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accessesNumber of Instruction Cache, Streaming Buffer and Victim Cache Reads. Includes cacheable and uncacheable accesses and uncacheable fetchesHardware prefetch requests that misses the L1D cache. A request is counted each time it accesses the cache and misses it, including if a block is applicable or if it hits the full buffer, for example. This accounts for both L1 streamer and IP-based Hw prefetchersNumber of SSE double precision FP packed uops executedNumber of SSE single precision FP scalar uops executedNumber of SSE single precision FP packed uops executedNumber of SSE double precision FP scalar uops executedCycles with any input/output SSE or FP assistsNumber of SIMD FP assists due to input valuesNumber of SIMD FP assists due to output valuesNumber of X87 assists due to input valueNumber of X87 assists due to output valueCycles with any input and output SSE or FP assistMiss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)First level miss but second level hit; no page walk. Only relevant if multiple levelsMiss in all TLB levels that causes a page walk that completes of any page size (4K/2M/4M/1G)Cycles PMH is busy with this walkDemand load miss in all TLB levels which causes an page walk of any page sizeNumber of DTLB lookups for loads which missed first level DTLB but hit second level DTLB (STLB); No page walk.Demand load miss in all TLB levels which causes a page walk that completes for any page sizeCycles PMH is busy with a walkNumber of times a valid DSB fill has been cancelled for any reasonDSB Fill encountered > 3 DSB linesNumber of times a valid DSB fill has been cancelled not because of exceeding way limitCycles SB to MITE switches caused delayCycles when the core is unhalted (count at 100 Mhz)Count Xclk pulses (100Mhz) when the core is unhaltedCount Xclk pulses (100Mhz) when the at least one thread on the physical core is unhaltedCycles when thread is not haltedCounts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is haltedUnhalted core cycles the thread was in ring 0Transitions from rings 1, 2, or 3 to ring 0Unhalted core cycles the thread was in rings 1, 2, or 3Cycles in which the L1D and L2 are locked, due to a UC lock or split lockCycles in which the L1D is lockedAll mispredicted macro branches (Precise Event)All mispredicted macro conditional branch instructions (Precise Event)All macro direct and indirect near calls (Precise Event)Number of branch instructions retired that were mispredicted and not-taken (Precise Event)Number of branch instructions retired that were mispredicted and taken (Precise Event)All non-taken mispredicted macro conditional branch instructionsAll taken mispredicted macro conditional branch instructionsTAKEN_INDIRECT_JUMP_NON_CALL_RETAll taken mispredicted indirect branches that are not calls nor returnsAll taken mispredicted indirect branches that have a return mnemonicAll taken mispredicted non-indirect callsAll taken mispredicted indirect calls, including both register and memory indirectAll mispredicted macro conditional branch instructionsAll mispredicted non-indirect callsANY_INDIRECT_JUMP_NON_CALL_RETAll mispredicted indirect branches that are not calls nor returnsAll mispredicted branch instructionsAll taken and not taken macro branches including far branches (Precise Event)All taken and not taken macro conditional branch instructions (Precise Event)Number of far branch instructions retired (Precise Event)All macro direct and indirect near calls, does not count far calls (Precise Event)Number of near ret instructions retired (Precise Event)Number of near branch taken instructions retired (Precise Event)All not taken macro branch instructions retired (Precise Event)All macro conditional non-taken branch instructionsAll macro conditional taken branch instructionsAll macro unconditional taken branch instructions, excluding calls and indirectsAll taken indirect branches that are not calls nor returnsAll taken indirect branches that have a return mnemonicAll taken indirect calls, including both register and memory indirectAll near executed branches instructions (not necessarily retired)All macro conditional branch instructionsAll indirect branches that are not calls nor returnsSpeculative and retired macro-unconditional branches excluding calls and indirectsSpeculative and retired indirect return branchesCycles that the divider is active, includes integer and floating pointNumber of cycles the divider is activated, includes integer and floating pointThis event counts executed load operationsIntel Sandy Bridge C-box3 uncoreIntel Sandy Bridge C-box2 uncoreIntel Sandy Bridge C-box1 uncoreIntel Sandy Bridge C-box0 uncoreSnoop responses (must provide a snoop type and filter)Number of LLC lookup requests for a line in modified stateNumber of LLC lookup requests for a line in exclusive stateNumber of LLC lookup requests for a line in shared stateNumber of LLC lookup requests for a line in invalid stateNumber of LLC lookup requests for a lineFilter on processor core initiated cacheable read requestsFilter on processor core initiated cacheable write requestsFilter on external snoop requestsFilter on any IRQ or IPQ initiated requests including uncacheable, non-coherent requestsNumber of snoop invalidates of a non-modified lineNumber of snoop hits of a non-modified lineNumber of snoop hits of a modified lineNumber of snoop invalidates of a modified lineFilter on cross-core snoops initiated by this Cbox due to external snoop requestFilter on cross-core snoops initiated by this Cbox due to processor core memory requestFilter on cross-core snoops initiated by this Cbox due to LLC evictionsnb_unc_cbo3uncore_cbox_3snb_unc_cbo2uncore_cbox_2snb_unc_cbo1uncore_cbox_1snb_unc_cbo0uncore_cbox_0UNC_CBO_XSNP_RESPONSEUNC_CBO_CACHE_LOOKUPLLC cache lookupsUNC_CLOCKTICKSuncore clock ticksSnoop responsesSTATE_MSTATE_ESTATE_SSTATE_ISTATE_MESIREAD_FILTERWRITE_FILTEREXTSNP_FILTERANY_FILTERNumber of snoop missesINVAL_MANY_SNPNumber of snoopsEXTERNAL_FILTERXCORE_FILTEREVICTION_FILTER*Intel Ivy Bridge EPivb_epIntel Ivy BridgeivbMOVE_ELIMINATIONMove EliminationDTLB_LOAD_ACCESSTLB accessTLB_ACCESSMiscellaneous interruptionsOffcore reqest bufferSuperQueue miscellaneousRECOVERY_CYCLES:tCYCLES_LDM_PENDINGCYCLES_NO_EXECUTESTALLS_LDM_PENDINGALL:c=1:i=1FLAGS_MERGESLOW_LEASINGLE_MULLOAD_STLB_HITL1_MISSREMOTE_FWDAny code request to L2 cacheDEMAND_DATA_RD_HITALL_RFOPF_CLEANPF_DIRTYDIRTY_ALLINT_NOT_ELIMINATEDSIMD_NOT_ELIMINATEDINT_ELIMINATEDSIMD_ELIMINATEDIFETCH_STALLLARGE_PAGE_WALK_COMPLETEDDEMAND_LD_MISS_CAUSES_A_WALKDEMAND_LD_WALK_COMPLETEDDEMAND_LD_WALK_DURATIONTAKEN_NEAR_RETURNALL_CONDANY_DIRECT_JUMPAll direct jumpsANY_INDIRECT_NEAR_RETAll indirect near returns>:Load uops retired that missed the LLCNumber of split locks in the super queue (SQ)Number of cycles the offcore requests buffer is fullCycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)Number of occurrences waiting for Machine ClearsNumber of SSE or AVX-128 double precision FP packed uops executedNumber of SSE or AVX-128 single precision FP scalar uops executedNumber of SSE or AVX-128 single precision FP packed uops executedNumber of SSE or AVX-128 double precision FP scalar uops executedCycles with pending memory loadsExecution stalls due to memory loadsNumber of flags-merge uops allocated. Such uops adds delayNumber of slow LEA or similar uops allocatedNumber of multiply packed/scalar single precision uops allocatedCycles in which a uop is dispatched on port 0Cycles in which a uop is dispatched on port 1Cycles in which a uop is dispatched on port 4Cycles in which a uop is dispatched on port 5Number of load operations that missed L1TLB but hit L2TLBNumber of assists associated with 256-bit AVX storesNumber of times the microcode assist is invoked by hardware upon uop writebackLoad miss in nearest-level (L1D) cache (Precise Event)Load misses in mid-level (L2) cache (Precise Event)Load miss in last-level (L3) cache (Precise Event)Number of retired load uops that missed L3 but were service by local RAM. Does not count hardware prefetches (Precise Event)Number of retired load uops that missed L3 but were service by remote RAM, snoop not needed, snoop miss, snoop hit data not forwarded (Precise Event)Number of retired load uops whose data sources was remote HITM (Precise Event)Load uops that miss in the L3 whose data source was forwarded from a remote cache (Precise Event)Number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in useTransactions accessing the L2 pipeL1D writebacks that access the L2 cacheDemand Data Read requests that access the L2 cacheL2 fill requests that access the L2 cacheL2 writebacks that access the L2 cacheL2 or L3 HW prefetches that access the L2 cache (including rejects)RFO requests that access the L2 cacheStore RFO requests that hit L2 cacheNot rejected writebacks that missed LLCNot rejected writebacks from L1D to L2 cache lines in any stateCycles with L1D load misses outstanding from any thread on the physical coreNumber of integer Move Elimination candidate uops that were not eliminatedNumber of SIMD Move Elimination candidate uops that were not eliminatedNumber of integer Move Elimination candidate uops that were eliminatedNumber of SIMD Move Elimination candidate uops that were eliminatedNumber of uops delivered from either DSB pathsCycles MITE/MS delivered anythingCycles MITE/MS delivered 4 uopsCycles DSB/MS delivered anythingCycles MITE is  delivering 4 uopsNumber of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB missNumber of completed page walks in ITLB due to STLB load misses for large pagesDemand load miss in all TLB levels which causes a page walk of any page sizeCycles PMH is busy with a walk due to demand loadsNumber of large page walks completed for demand loadsNumber of DSB to MITE switch true penalty cyclesIntel Ivy Bridge C-box3 uncoreIntel Ivy Bridge C-box2 uncoreIntel Ivy Bridge C-box1 uncoreIntel Ivy Bridge C-box0 uncoreivb_unc_cbo3ivb_unc_cbo2ivb_unc_cbo1ivb_unc_cbo0Intel Haswell EPhsw_epIntel HaswellhswCPU_CLK_THREAD_UNHALTEDX87 floating-point assistsHLE_RETIREDHLE execution (Precise Event)Instruction CacheL2_DEMAND_RQSTSLoad dispatchesL3 cacheMEM_LOAD_UOPS_L3_HIT_RETIREDMEM_LOAD_UOPS_L3_MISS_RETIREDSoftware assistROB miscellaneous eventsReservation StationRTM_RETIREDUOPS_EXECUTED_PORTTX_MEMTransactional memory abortsTX_EXECTransactional executionPAGE_WALKER_LOADSPage walker loadsCounts AVX instructionsDIVIDER_UOPSEPT_DTLB_L1EPT_ITLB_L1EPT_DTLB_L2EPT_ITLB_L2EPT_DTLB_L3EPT_ITLB_L3EPT_DTLB_MEMORYEPT_ITLB_MEMORYABORT_CONFLICTABORT_CAPACITY_WRITEABORT_HLE_ELISION_BUFFER_FULLABORTED_MISC1ABORTED_MISC2ABORTED_MISC3ABORTED_MISC4ABORTED_MISC5DMND_CODE_RDPF_CODE_RDPF_L3_DATA_RDPF_L3_CODE_RDPF_L3_IFETCHSPLIT_LOCK_UC_LOCKANY_CODE_RDDMND_RFO:PF_RFO:PF_L3_RFOL3_HITML3_HITEL3_HITFL3_HITM:L3_HITE:L3_HITSL3_MISS_REMOTE_HOP0L3_MISS_REMOTE_HOP1L3_MISS_REMOTE_HOP2PL3_MISS_REMOTEL3_MISS_REMOTE_DRAMSPL_HITALL:i=1:c=1ALL:i=1:c=10ALL:i=1:c=1:t=1STALL_OCCURRENCESALL:c=1:i=1:e=1PORT_6PORT_7tbdPORT_0:t=1PORT_1:t=1PORT_2:t=1PORT_3:t=1PORT_4:t=1PORT_5:t=1PORT_6_COREPORT_6:t=1PORT_7_COREPORT_7:t=1ANY_WB_ASSISTAll load uops retiredAll store uops retiredLOAD_LATENCYCYCLES:c=1:ecycles that the L1D is lockedALL_REQUESTSDEMAND_DATA_RD_MISSDEMAND_RFO_MISSDEMAND_RFO_HITALL_DEMAND_MISSL2_PF_MISSL2_PF_HITALL_DEMAND_REFERENCESAll requests to L2 cacheL2 cache lines filling L2WB_HITWB requests that hit L2 cacheNumber L1D miss outstandingPENDING:c=1:e=1REQUEST_FB_FULLREQUEST_FB_FULL:c=1L1D Data line replacementsMS_DSB_OCCURALL_DSB_CYCLES_ANY_UOPSALL_MITE_CYCLES_ANY_UOPSWALK_COMPLETED_4KWALK_COMPLETED_2M_4MSTLB_HIT_4KSTLB_HIT_2MPDE_CACHE_MISSNONTAKEN_CONDITIONALTAKEN_INDIRECT_NEAR_RETURNALL_DIRECT_NEAR_CALL?<EFBranch instructions retired (Precise Event)Number of instructions retired (Precise Event)Demand Data Read requests to L2L3 hit load uops retired (Precise Event)Load uops retired that missed the L3 (Precise Event)Retired load uops (Precise Event)Memory transactions retired (Precise Event)Memory uops retired (Precise Event)Cycles Allocation is stalled due to Resource Related reasonRestricted Transaction Memory execution (Precise Event)Uops dispatched to specific portsApproximate counts of AVX and AVX2 256-bit instructions, including non-arithmetic instructions, loads, and stores. May count non-AVX instructions using 256-bit operationsNumber of uops executed by dividerNumber of DTLB page walker loads that hit in the L1D and line fill bufferNumber of ITLB page walker loads that hit in the L1I and line fill bufferNumber of DTLB page walker loads that hit in the L2Number of ITLB page walker loads that hit in the L2Number of DTLB page walker loads that hit in the L3Number of ITLB page walker loads that hit in the L3Number of extended page table walks from the DTLB that hit in the L1D and line fill bufferNumber of extended page table walks from the ITLB that hit in the L1D and line fill bufferNumber of extended page table walks from the DTLB that hit in the L2Number of extended page table walks from the ITLB that hit in the L2Number of extended page table walks from the DTLB that hit in the L3Number of extended page table walks from the ITLB that hit in the L3Number of DTLB page walker loads that hit memoryNumber of ITLB page walker loads that hit memoryNumber of extended page table walks from the DTLB that hit memoryNumber of extended page table walks from the ITLB that hit memoryCycles with cacheable data read transactions in the superQ (use with HT off only)Cycles with demand code reads transactions in the superQ (use with HT off only)Cycles with demand data read transactions in the superQ (use with HT off only)Cacheable data read transactions in the superQ every cycle (use with HT off only)Code read transactions in the superQ every cycle (use with HT off only)Demand data read transactions in the superQ every cycle (use with HT off only)Outstanding RFO (store) transactions in the superQ every cycle (use with HT off only)Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abortNumber of times a class of instructions that may cause a transactional abort was executed inside a transactional regionNumber of times an instruction execution caused the supported nest count to be exceededNumber of times an instruction with HLE xbegin prefix was executed inside a RTM transactional regionNumber of times an instruction with HLE xacquire prefix was executed inside a RTM transactional regionNumber of times a transactional abort was signaled due to data conflict on a transactionally accessed addressNumber of times a transactional abort was signaled due to data capacity limitation for transactional writesABORT_HLE_STORE_TO_ELIDED_LOCKNumber of times a HLE transactional execution aborted due to a non xrelease prefixed instruction writing to an elided lock in the elision bufferABORT_HLE_ELISION_BUFFER_NOT_EMPTYNumber of times a HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zeroABORT_HLE_ELISION_BUFFER_MISMATCHNumber of times a HLE transaction execution aborted due to xrelease lock not satisfying the address and value requirements in the elision bufferABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENTNumber of times a HLE transaction execution aborted due to an unsupported read alignment from the elision bufferNumber of times a HLE clock could not be elided due to ElisionBufferAvailable being zeroNumber of times an RTM execution startedNumber of times an RTM execution successfully committedNumber of times an RTM execution aborted due to any reasons (multiple categories may count as one) (Precise Event)Number of times an RTM execution aborted due to various memory eventsNumber of times an RTM execution aborted due to uncommon conditionsNumber of times an RTM execution aborted due to RTM-unfriendly instructionsNumber of times an RTM execution aborted due to incompatible memory typeNumber of times an RTM execution aborted due to none of the other 4 reasons (e.g., interrupt)Number of times an HLE execution startedNumber of times an HLE execution successfully committedNumber of times an HLE execution aborted due to any reasons (multiple categories may count as one) (Precise Event)Number of times an HLE execution aborted due to various memory eventsNumber of times an HLE execution aborted due to uncommon conditionsNumber of times an HLE execution aborted due to HLE-unfriendly instructionsNumber of times an HLE execution aborted due to incompatible memory typeNumber of times an HLE execution aborted due to none of the other 4 reasons (e.g., interrupt)Request: number of L2 prefetcher requests to L3 for loadsRequest: number of bus lock and split lock requestsRequest: combination of PF_CODE_RD | DMND_CODE_RD | PF_L3_CODE_RDPF_CODE_RD:DMND_CODE_RD:PF_L3_CODE_RDRequest: combination of PF_CODE_RD | PF_L3_CODE_RDDMND_DATA_RD:DMND_RFO:DMND_CODE_RD:WB:PF_DATA_RD:PF_RFO:PF_CODE_RD:PF_L3_DATA_RD:PF_L3_RFO:PF_L3_CODE_RD:SPLIT_LOCK_UC_LOCK:STRM_ST:OTHERRequest: combination of DMND_DATA | PF_DATA_RD | PF_L3_DATA_RDDMND_DATA_RD:PF_DATA_RD:PF_L3_DATA_RDRequest: combination of DMND_RFO | PF_RFO | PF_L3_RFOSupplier: counts L3 hits in any state (M, E, S)L3_HITM:L3_HITE:L3_HITS:L3_HITFSupplier: counts L3 misses to remote DRAM with 0 hopSupplier: counts L3 misses to remote DRAM with 1 hopSupplier: counts L3 misses to remote DRAM with 2P hopsL3_MISS_LOCAL:L3_MISS_REMOTE_HOP0:L3_MISS_REMOTE_HOP1:L3_MISS_REMOTE_HOP2PSupplier: counts L3 misses to remote nodeL3_MISS_REMOTE_HOP0:L3_MISS_REMOTE_HOP1:L3_MISS_REMOTE_HOP2PSupplier: counts L3 supplier hitSNP_NONE:SNP_NOT_NEEDED:SNP_MISS:SNP_NO_FWD:SNP_FWD:SNP_HITM:SNP_NON_DRAMAll uops that actually retirednumber of retirement slots used non PEBSCycles no executable uops retired (Precise Event)Number of cycles using always true condition applied to PEBS uops retired eventCycles no executable uops retired on core (Precise Event)Number of transitions from stalled to unstalled execution (Precise Event)Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)Number of flags-merge uops being allocated. Such uops adds delayNumber of slow LEA or similar uops allocated. Such uop has 3 sources regardless if result of LEA instruction or notCounts the number of cycles no uops issued by this threadCounts the number of cycles no uops issued on this coreCycles which a Uop is executed on port 0Cycles which a Uop is executed on port 1Cycles which a Uop is executed on port 2Cycles which a Uop is executed on port 3Cycles which a Uop is executed on port 4Cycles which a Uop is executed on port 5Cycles which a Uop is executed on port 6Cycles which a Uop is executed on port 7Number of uops executed from any threadCount number of DTLB flushes of thread-specific entriesCount number of any STLB flushesCycles the Reservation Station (RS) is empty for this threadCount each time an new Last Branch Record (LBR) is insertedStall cycles caused by absence of eligible entries in Reservation Station (RS)Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)Number of times any microcode assist is invoked by HW upon uop writebackDemand data read requests sent to uncore (use with HT off only)Demand code read requests sent to uncore (use with HT off only)Demand RFOs requests sent to uncore (use with HT off only)Data read requests sent to uncore (use with HT off only)Speculative cache-line split store-address uops dispatched to L1DLoad uops with true STLB miss retired to architected pathStore uops with true STLB miss retired to architected pathLoad uops with locked access retiredLine-splitted load uops retiredLine-splitted store uops retiredRetired load uops with L1 cache hits as data sourceRetired load uops with L2 cache hits as data sourceRetired load uops with L3 cache hits as data sourceRetired load uops which missed the L1DRetired load uops which missed the L2. Unknown data source excludedRetired load uops which missed the L3Retired load uops which missed L1 but hit line fill buffer (LFB)Retired load uops missing L3 cache but hitting local memoryRetired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cacheRetired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cacheLoad had HitM Response from a core on same socket (shared L3). (Non PEBSRetired load uops which data sources were hits in L3 without snoops requiredCycles there was a Nuke. Account for both thread-specific and All Thread NukesNumber of Self-modifying code (SMC) Machine Clears detectedThis event counts the number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0Core-originated cacheable demand requests missed LLC - architectural eventCore-originated cacheable demand requests that refer to LLC - architectural eventNon software-prefetch load dispatches that hit FB allocated for software prefetchNon software-prefetch load dispatches that hit FB allocated for hardware prefetchCounts the number of loads blocked by overlapping with store buffer entries that cannot be forwardednumber of times that split load operations are temporarily blocked because all resources for handling the split accesses are in useDemand Data Read requests that access L2 cacheL2 or L3 HW prefetches that access L2 cache, including rejectsTransactions accessing L2 pipeDemand Data Read requests that miss L2 cacheDemand Data Read requests that hit L2 cacheAll demand requests that miss the L2 cacheL2 cache hits when fetching instructions, code readsRequests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cacheAll requests that miss the L2 cacheAny data read request to L2 cacheAny data RFO request to L2 cacheAny code read request to L2 cacheAll demand requests to L2 cache Number of clean L2 cachelines evicted by demandNumber of dirty L2 cachelines evicted by demandL2 cache lines in I state filling L2L2 cache lines in S state filling L2L2 cache lines in E state filling L2Number of times a demand request was blocked due to Fill Buffer (FB) unavailabilityFlushing of the Instruction TLB (ITLB) pages independent of page sizeNumber of instructions retired. General Counter - architectural eventPrecise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise Event)Number of cycles using always true conditionPrecise instruction retired event with HW to reduce effect of PEBS shadow in IP distributionX87 FP operations retired with no exceptions. Also counts flows that have several X87 or flows that use X87 uops in the exception handlingCount number of non-delivered uops to Resource Allocation Table (RAT)Cycles the Instruction Decode Queue (IDQ) is emptyNumber of uops delivered to Instruction Decode Queue (IDQ) from MITE pathNumber of uops delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) pathUops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busyUops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busyNumber of Uops were delivered into Instruction Decode Queue (IDQ) from MS, initiated by Decode Stream Buffer (DSB) or MITECycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE pathCycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) pathCycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busyDeliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busyCycles Decode Stream Buffer (DSB) is delivering any UopCycles MITE is delivering any UopNumber of uops delivered to Instruction Decode Queue (IDQ) from any pathNumber of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accessesNumber of cycles where a code-fetch stalled due to L1 instruction cache miss or an iTLB missNumber of X87 FP assists due to output valuesNumber of X87 FP assists due to input valuesCycles with any input/output SEE or FP assistsMisses in all DTLB levels that cause page walksMisses in all TLB levels causes a page walk that completes (4K)Misses in all TLB levels causes a page walk that completes (2M/4M)Misses in all TLB levels causes a page walk of any page size that completesCycles when PMH is busy with page walksMisses that miss the DTLB and hit the STLB (4K)Misses that miss the DTLB and hit the STLB (2M)Number of cache load STLB hits. No page walkDTLB misses with low part of linear-to-physical address translation missedCycles with pending L2 miss loads (must use with HT off only)Executions stalls due to pending L1D load cache missesExecution stalls due to L2 pending loads (must use with HT off only)Execution stalls due to memory subsystemCycles during which no instructions were executed in the execution stage of the pipelineCount Xclk pulses 100Mhz) when the at least one thread on the physical core is unhaltedUnhalted core cycles when the thread is in ring 0Unhalted core cycles when thread is in rings 1, 2, or 3Number of intervals between processor halts while thread is in ring 0All mispredicted macro branches (architectural event)number of near branch instructions retired that were mispredicted and takenNot taken speculative and retired mispredicted macro conditional branchesTaken speculative and retired mispredicted macro conditional branchesTaken speculative and retired mispredicted indirect branches excluding calls and returnsTaken speculative and retired mispredicted indirect branches with return mnemonicSpeculative and retired mispredicted macro conditional branchesALL_INDIRECT_JUMP_NON_CALL_RETTaken speculative and retired mispredicted indirect callsCounts all taken and not taken macro conditional branch instructionsCounts all macro direct and indirect near callsCounts all taken and not taken macro branches including far branches (architectural event)Counts the number of near ret instructions retiredCounts all not taken macro branch instructions retiredCounts the number of near branch taken instructions retiredCounts the number of far branch instructions retiredAll macro conditional nontaken branch instructionsTaken speculative and retired macro-conditional branchesTaken speculative and retired macro-conditional branch instructions excluding calls and indirectsTaken speculative and retired indirect branches excluding calls and returnsTaken speculative and retired indirect branches with return mnemonicTaken speculative and retired direct near callsSpeculative and retired macro-conditional branchesSpeculative and retired indirect branches excluding calls and returnsSpeculative and retired direct near callsAll indirect calls, including both register and memory indirectAll branch instructions executedIntel Broadwell EPbdw_epIntel BroadwellbdwArithmetic uopFP_ARITHFP_ARITH_INST_RETIREDUOPS_DISPATCHES_CANCELLEDMicro-ops cancelledSIMD_PRFSCALAR_DOUBLE:SCALAR_SINGLE128B_PACKED_DOUBLE128B_PACKED_SINGLE256B_PACKED_DOUBLE256B_PACKED_SINGLEABORT_CAPACITYAlias for L3_HITMESFLLC_HITAlias for LLC_HITMESFL3_MISS_REMOTE_HOP0_DRAML3_MISS_REMOTE_HOP1_DRAML3_MISS_REMOTE_HOP2P_DRAMTHREAD:c=1:iTHREAD:c=1THREAD:c=2THREAD:c=3THREAD:c=4PREC_DIST:i=1:c=10IFDATA_STALLWALK_COMPLETED_1GCYCLES_MEM_ANYSTALLS_TOTALOV=GFloating-point instructions retiredNumber of uops cancelled after they were dispatched from the scheduler to the execution units when the total number of physical register read ports exceeds the read bandwidth of the register file. This umask applies to instructions: DPPS, DPPS, VPCMPESTRI, PCMPESTRI, VPCMPESTRM, PCMPESTRM, VFMADD*, VFMADDSUB*, VFMSUB*, VMSUBADD*, VFNMADD*, VFNMSUB*Number of scalar double precision floating-point arithmetic instructions (multiply by 1 to get flops)Number of scalar single precision floating-point arithmetic instructions (multiply by 1 to get flops)Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per elementNumber of scalar 128-bit packed double precision floating-point arithmetic instructions (multiply by 2 to get flops)Number of scalar 128-bit packed single precision floating-point arithmetic instructions (multiply by 4 to get flops)Number of scalar 256-bit packed double precision floating-point arithmetic instructions (multiply by 4 to get flops)Number of scalar 256-bit packed single precision floating-point arithmetic instructions (multiply by 8 to get flops)Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element128B_PACKED_DOUBLE:128B_PACKED_SINGLE:256B_PACKED_SINGLE:256B_PACKED_DOUBLENumber of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element256B_PACKED_SINGLE:128B_PACKED_SINGLE:SCALAR_SINGLENumber of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per elementSCALAR_DOUBLE:128B_PACKED_DOUBLE:256B_PACKED_DOUBLECycles when divider is busy execuing divide operationsNumber of times an instruction a xbegin instruction was executed inside HLE transactional regionNumber of times a transactional abort was signaled due to data capacity limitationNumber of uops executed per thread each cycleNumber of times the reservation station (RS) was emptyRetired load uops missing L3 cache but hitting local memory (Precise Event)Cycles when the Resource Allocation Table (RAT) external stall event is sent to the Instruction Decode Queue (IDQ) for the thread. Also includes cycles when the allocator is serving another threadPrecise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise event)Number of FPU operations retired (instructions with no exceptions)Number of cycles where a code fetch is stalled due to L1 missMisses in all TLB levels causes a page walk that completes (4KB)Misses in all TLB levels causes a page walk that completes (2MB/4MB)Misses in all TLB levels causes a page walk that completes (1GB)Misses that miss the DTLB and hit the STLB (4KB)Misses that miss the DTLB and hit the STLB (2MB)Misses in all TLB levels causes a page walk of 2MB/4MB page sizes that completesMisses in all TLB levels causes a page walk of 1GB page sizes that completesExecutions stalls when there is at least one pending demand load requestExecutions stalls while there is at least one L1D demand load outstandingExecution stalls while there is at least one L2 demand load pending outstandingNumber of near branch instructions retired that were mispredicted and takenNumber of mispredicted ret instructions retiredTaken speculative and retired mispredicted direct returnsNumber of front-end re-steers due to BPU mispredictionIntel CascadeLake XclxIntel Skylake XskxIntel SkylakesklICACHE_16BICACHE_64BMEM_LOAD_L3_HIT_RETIREDMEM_LOAD_L3_MISS_RETIREDEXE_ACTIVITYExecution activityFRONTEND_RETIREDPrecise Front-End activityHW_INTERRUPTSLoad retired miscellaneousIDI_MISCMiscellaneousCORE_POWERPower power cyclesSW_PREFETCHSW_PREFETCH_ACCESSCORE_SNOOP_RESPONSEAggregated core snoopsRAT stallsINDIRECTRSP_IHITIRSP_IHITFSERSP_SHITFSERSP_SFWDMRSP_IFWDMRSP_IFWDFERSP_SFWDFEPREFETCHWLVL0_TURBO_LICENSELVL1_TURBO_LICENSELVL2_TURBO_LICENSEWB_UPGRADEWB_DOWNGRADEANY_DSB_MISSL1I_MISSSTLB_MISSIDQ_4_BUBBLESIDQ_3_BUBBLESIDQ_2_BUBBLESIDQ_1_BUBBLE1_PORTS_UTIL2_PORTS_UTIL3_PORTS_UTIL4_PORTS_UTILBOUND_ON_STORESEXE_BOUND_0_PORTS512B_PACKED_DOUBLE512B_PACKED_SINGLEWALK_PENDINGCYCLES_WITH_DEMAND_CODE_RDCYCLES_WITH_DEMAND_DATA_RDCYCLES_WITH_DEMAND_RFOL3_MISS_DEMAND_DATA_RDL3_MISS_DEMAND_DATA_RD_GE_6ABORTED_MEMABORTED_TMRABORTED_UNFRIENDLYABORTED_MEMTYPEABORTED_EVENTSPF_L2_DATA_RDPF_L2_RFOPF_L1D_AND_SWANY_DATA_PFDMND_RFO:PF_L2_RFO:PF_L3_RFOSUPPLIER_NONEAlias for L3_HITMESL4_HIT_LOCAL_L4Supplier: L4 local hitSupplier: counts L3 missesSnoop: counts L3 supplier hitSNP_HIT_NO_FWDSNP_HIT_WITH_FWDALL:c=1:i:t=1VECTOR_WIDTH_MISMATCHTHREAD_CYCLES_GE_1THREAD_CYCLES_GE_2THREAD_CYCLES_GE_3THREAD_CYCLES_GE_4PAUSE_INSTNON_SILENTUSELESS_HWPREFUSELESS_HWPFRECOVERY_CYCLES:e:c=1CLEAR_RESTEER_CYCLESCYCLES_LE_1_UOPS_DELIV_CORECYCLES_LE_2_UOPS_DELIV_CORECYCLES_LE_3_UOPS_DELIV_COREIFTAG_HITIFTAG_MISSIFTAG_STALLWALK_ACTIVEWALK_PENDING:c=1CYCLES_L2_MISSCYCLES_L3_MISSCYCLES_L1D_MISSSTALLS_L1D_MISSSTALLS_L2_MISSSTALLS_L3_MISSSTALLS_MEM_ANYTHREAD_P:e:c=1UN^����Speculative mispredicted branchesL3 miss load uops retired (Precise Event)Number of hardware interrupts received by the processorSpeculative mispredicted indirect branchesCount core cycles where the pipeline is stalled due to serialization operationsNumber of prefetch.nta instructions executedNumber of prefetch.t0 instructions executedNumber prefetch.t1 or prefetch.t2 instructions executedNumber prefetch.w instructions executedNumber of core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.Number of core cycles where the core was throttled due to a pending power level request.Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortlyCounts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortlyNumber of uncached load retiredNumber of requests for which the offcore buffer (SQ) is fullRetired instructions experiencing a critical decode stream buffer (DSB) miss. A critical DSB miss can cause stalls in the backendRetired Instructions experiencing a decode stream buffer (DSB) miss.Retired instructions experiencing ITLB true missRetired instructions experiencing L1I cache true missRetired instructions experiencing instruction L2 cache true missRetired instructions experiencing STLB (2nd level TLB) true missRetired instructions after an interval where the front-end did not deliver any uops (4 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stallCounts instructions retired after an interval where the front-end did not deliver more than 1 uop (3 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stallCounts instructions retired after an interval where the front-end did not deliver more than 2 uops (2 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stallCounts instructions retired after an interval where the front-end did not deliver more than 3 uops (1 bubble) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stallCycles with 1 uop executing across all ports and Reservation Station is not emptyCycles with 2 uops executing across all ports and Reservation Station is not emptyCycles with 3 uops executing across all ports and Reservation Station is not emptyCycles with 4 uops executing across all ports and Reservation Station is not emptyCycles where the store buffer is full and no outstanding loadCycles where no uop is executed and the Reservation Station was not emptyNumber of scalar 512-bit packed double precision floating-point arithmetic instructions (multiply by 8 to get flops)Number of scalar 512-bit packed single precision floating-point arithmetic instructions (multiply by 16 to get flops)Cycles when divider is busy executing divide or square root operations on integers or floating-pointsCycles for an extended page table walk of any typeNumber of cycles the LSD delivered 4 uops which did not come from the decoderNumber of cycles the LSD delivered uops which did not come from the decoderNumber of offcore outstanding demand data read requests missing the L3 cache every cycleNumber of cycles in which at least 6 demand data read requests missing the L3CYCLES_WITH_L3_MISS_DEMAND_DATA_RDCycles with at least 1 Demand Data Read requests who miss L3 cache in the superQNumber of times an HLE execution aborted due to hardware timer expirationNumber of times an HLE execution aborted due to HLE-unfriendly instructions and certain events such as AD-assistsRequest: number of data prefetch requests to L2Request: number of RFO prefetch requests to L2Request: number of data prefetch requests for loads that end up in L3Request: number of RFO prefetch requests that end up in L3Request: number of L1 data cache hardware prefetch requests and software prefetch requestsDMND_DATA_RD:DMND_RFO:DMND_CODE_RD:OTHERDMND_DATA_RD:DMND_RFO:DMND_CODE_RD:PF_L2_DATA_RD:PF_L2_RFO:PF_L3_DATA_RD:PF_L3_RFO:PF_L1D_AND_SW:OTHERRequest: combination of DMND_DATA_RD | PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SWDMND_DATA_RD:PF_L2_DATA_RD:PF_L3_DATA_RD:PF_L1D_AND_SWRequest: combination of ANY_DATA_RD | PF_L2_RFO | PF_L3_RFO | DMND_RFOANY_DATA_RD:DMND_RFO:PF_L2_RFO:PF_L3_RFORequest: combination of PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SWPF_L2_DATA_RD:PF_L3_DATA_RD:PF_L1D_AND_SWRequest: combination of DMND_RFO | PF_L2_RFO | PF_L3_RFOSupplier: counts L3 misses (local or remote)SNP_NONE:SNP_NOT_NEEDED:SNP_MISS:SNP_HIT_NO_FWD:SNP_HIT_WITH_FWD:SNP_HITM:SNP_NON_DRAMNumber of blend uops issued by the Resource Allocation table (RAT) to the Reservation Station (RS) in order to preserve upper bits of vector registersNumber of uops executed per thread in each cycleNumber of cycles with at least 1 uop is executed per threadNumber of cycles with at least 2 uops are executed per threadNumber of cycles with at least 3 uops are executed per threadNumber of cycles with at least 4 uops are executed per threadNumber of uops executed from any thread in each cycleNumber of cycles with at least 1 uop is executed for any threadNumber of cycles with at least 2 uops are executed for any threadNumber of cycles with at least 3 uops are executed for any threadNumber of cycles with at least 4 uops are executed for any threadNumber of cycles with no uops executed by threadNumber of cycles with no uops executed from any threadNumber of x87 uops executed per threadCount number of retired PAUSE instructions (that do not end up with a VMEXIT to the VMM; TSX aborted instructions may be counted). This event is not supported on first SKL and KBL processorsNumber of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assistsNumber of memory transactions that reached the superqueue (SQ)Number of demand data read requests which missed the L3 cacheAll retired memory instructionsRetired load instructions with local persistent memory as the data source where the request missed all the cachesRetired load instructions which data sources missed L3 but serviced from local dramRetired load instructions which data sources missed L3 but serviced from remote dramRetired load instructions whose data sources was remote HITMRetired load instructions whose data sources was forwarded from a remote cacheRetired load instructions with remote persistent memory as the data source which missed all cachesNumber of machine clears (Nukes) of any typeDemand load dispatches that hit L1D fill buffer (FB) allocated for software prefetchDemand Data Read requests, initiated by load instructions, that hit L2 cacheRequests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cacheCounts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3.  Clean lines may either be allocated in L3 or dropped Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cacheCounts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. This is a per-core event.L1D misses outstanding duration in core cyclesNumber of times a request needed a fill buffer (FB) entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands load, store or SW prefetchCycles with L1D misses outstandingNumber of cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear eventsNumber of uops not delivered to Resource Allocation Table (RAT) per thread when backend is not stalledCount cycles front-end (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling front-endCount cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend is not stalledCount cycles with less than 2 uops delivered by the front-endCount cycles with less then 3 uops delivered by the front-endNumber of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode SequencerNumber of instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularityNumber of instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularityCycles where a code fetch is stalled due to L1 instruction cache tag missCycles where a code fetch is stalled due to L1 instruction cache missNumber of misses in all TLB levels causing a page walk of any page size that completesNumber of misses in all TLB levels causing a page walk of 4KB page size that completesNumber of misses in all TLB levels causing a page walk of 2MB/4MB page size that completesNumber of misses in all TLB levels causing a page walk of 1GB page size that completesCycles when at least one page walker is busy with a page walk request. EPT page walks are excludedCycles with at least one hardware walker active for a loadCycles when hardware page walker is busy with page walksCycles with pending L2 miss demand loads outstandingCycles with L3 cache miss demand loads outstandingCycles when memory subsystem has at least one outstanding loadExecution stalls while at least one L1D demand load cache miss is outstandingExecution stalls while at least one L2 demand load is outstandingExecution stalls while at least one L3 demand load is outstandingExecution stalls while at least one demand load is outstanding in the memory subsystemTotal execution stalls in cyclesCounts when the current privilege level transitions from ring 1, 2 or 3 to ring 0 (kernel)Counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect.This event counts the number of mispredicted ret instructions retired.Intel IcelakeXicxIntel IcelakeiclSuperQueue miscellaneous.L2 lines evicted.L2 lines allocated.L2 transactions.Branch re-steers.L3 hit load uops retired.Retired load uops.Memory instructions retired.Memory transactions retired,Miscellaneous retired events.Branch instructions retired.Machine clear asserted.Retired uops.Software assist.Data TLB flushes.Uops executed.Requests sent to uncore.Execution activity,Stalled cycles.Uops not delivered.Instruction TLB misses.Instruction Cache.Outstanding offcore requests.Reservation Station.Transactional execution.Transactional memory.L1D cache.LOAD_HIT_PREFETCHLoad dispatches.Data TLB store misses.L1D pending misses.Software prefetches.L3 cache.Power power cycles.L2 requests.Arithmetic uops.Uops issued.Miscellaneous interruptions.Data TLB load misses.Partial load blocks.Blocking loads.TOPDOWNMiscellaneous loads retiredInstructions decodersOffcore response eventOCRDECODERSCYCLES_WITH_DATA_RDNOPREF_DISTRIBUTEDREF_TSCBR_MISPREDICT_SLOTSBACKEND_BOUND_SLOTSSLOTS_PUOP_DROPPINGALL_RECOVERY_CYCLESCLEARS_COUNTClears speculative countUops that RAT issues to RSDemand requests to L2 cacheL2 code requestsDemand Data Read requestsSWPF_HITSWPF_MISSL2_STALLFB_FULL_PERIODSSWPFABORT_CAPACITY_READMS_CYCLES_ANYDSB_CYCLES_ANYDSB_CYCLES_OKMITE_CYCLES_ANYMITE_CYCLES_OKPORT_7_8PORT_4_9PORT_2_3Total execution stalls.STLB flush attemptsRetirement slots used.COND_NTAKENReturn instructions retired.COND_TAKENINDIRECT_CALLLATENCY_GE_1LATENCY_GE_2_BUBBLES_GE_1LATENCY_GE_512LATENCY_GE_256LATENCY_GE_128LATENCY_GE_64LATENCY_GE_32LATENCY_GE_16LATENCY_GE_8LATENCY_GE_4LATENCY_GE_24_FLOPS8_FLOPSBUS_LOCKWRITE_ESTIMATE_MEMORYREADS_TO_CORE_REMOTE_MEMORYHWPF_L2_ANY_RESPONSEREADS_TO_CORE_SNC_CACHE_HITMDEMAND_CODE_RD_SNC_CACHE_HITMDEMAND_RFO_SNC_CACHE_HITMDEMAND_DATA_RD_SNC_CACHE_HITMPREFETCHES_L3_HITPREFETCHES_L3_MISS_LOCALHWPF_L3_L3_MISSSTREAMING_WR_L3_MISSREADS_TO_CORE_L3_MISSDEMAND_RFO_L3_MISSITOM_REMOTEHWPF_L3_REMOTEREADS_TO_CORE_REMOTEITOM_L3_MISS_LOCALHWPF_L3_L3_MISS_LOCALSTREAMING_WR_L3_MISS_LOCALREADS_TO_CORE_L3_MISS_LOCALDEMAND_RFO_L3_MISS_LOCALREADS_TO_CORE_L3_HITHWPF_L3_L3_HITSTREAMING_WR_L3_HITREADS_TO_CORE_ANY_RESPONSEDEMAND_RFO_ANY_RESPONSEREADS_TO_CORE_SNC_DRAMDEMAND_CODE_RD_SNC_DRAMDEMAND_RFO_SNC_DRAMDEMAND_DATA_RD_SNC_DRAMREADS_TO_CORE_SNC_PMMREADS_TO_CORE_LOCAL_PMMREADS_TO_CORE_REMOTE_PMMREADS_TO_CORE_REMOTE_DRAMREADS_TO_CORE_LOCAL_DRAMREADS_TO_CORE_DRAMHWPF_L1D_AND_SWPF_L3_HITDEMAND_CODE_RD_L3_HITDEMAND_RFO_L3_HITDEMAND_DATA_RD_L3_HITDEMAND_RFO_SNC_PMMDEMAND_DATA_RD_SNC_PMMOTHER_L3_MISS_LOCALHWPF_L1D_AND_SWPF_DRAMDEMAND_CODE_RD_L3_MISS_LOCALDEMAND_CODE_RD_DRAMDEMAND_RFO_PMMDEMAND_RFO_LOCAL_PMMDEMAND_RFO_REMOTE_PMMDEMAND_RFO_DRAMDEMAND_DATA_RD_PMMDEMAND_DATA_RD_LOCAL_PMMDEMAND_DATA_RD_L3_MISS_LOCALDEMAND_DATA_RD_REMOTE_PMMDEMAND_DATA_RD_DRAMDEMAND_DATA_RD_REMOTE_DRAMHWPF_L3_ANY_RESPONSEOTHER_L3_MISSOTHER_ANY_RESPONSESTREAMING_WR_ANY_RESPONSEHWPF_L1D_AND_SWPF_LOCAL_DRAMHWPF_L1D_AND_SWPF_L3_MISSDEMAND_CODE_RD_LOCAL_DRAMDEMAND_CODE_RD_L3_MISSDEMAND_CODE_RD_ANY_RESPONSEDEMAND_RFO_LOCAL_DRAMDEMAND_DATA_RD_LOCAL_DRAMDEMAND_DATA_RD_L3_MISSDEMAND_DATA_RD_ANY_RESPONSEDEMAND_RFO_L3_HIT_SNOOP_HITMOTHER_LOCAL_DRAMSTREAMING_WR_LOCAL_DRAMHWPF_L2_RFO_LOCAL_DRAMHWPF_L2_DATA_RD_LOCAL_DRAMHWPF_L2_RFO_L3_MISSHWPF_L2_DATA_RD_L3_MISSOTHER_DRAMSTREAMING_WR_DRAMHWPF_L2_RFO_DRAMHWPF_L2_DATA_RD_DRAMOTHER_L3_HIT_SNOOP_SENTHWPF_L2_RFO_L3_HIT_SNOOP_SENTDEMAND_RFO_L3_HIT_SNOOP_SENTHWPF_L2_RFO_ANY_RESPONSEHWPF_L2_DATA_RD_ANY_RESPONSEHWPF_L3_L3_HIT_ANYOTHER_L3_HIT_SNOOP_HIT_NO_FWDOTHER_L3_HIT_SNOOP_MISSOTHER_L3_HIT_SNOOP_NOT_NEEDEDSTREAMING_WR_L3_HIT_ANYHWPF_L1D_AND_SWPF_L3_HIT_ANYHWPF_L2_RFO_L3_HIT_ANYHWPF_L2_RFO_L3_HIT_SNOOP_HITMHWPF_L2_RFO_L3_HIT_SNOOP_MISSHWPF_L2_DATA_RD_L3_HIT_ANYDEMAND_CODE_RD_L3_HIT_ANYDEMAND_RFO_L3_HIT_ANYDEMAND_RFO_L3_HIT_SNOOP_MISSDEMAND_DATA_RD_L3_HIT_ANYjl}~����RTM (Restricted Transaction Memory) execution.HLE (Hardware Lock Elision) execution.Floating-point instructions retired.Precise frontend retired events.Mispredicted branch instructions retired.Number of DSB to MITE switches.LSD (Loop stream detector) operations.Cycles where Allocation is stalled due to Resource Related reasons.ILD (Instruction Length Decoder) stalls.IDQ (Instruction Decoded Queue) operationsTMA slots available for an unhalted logical processor.Number of instructions decodedNumber of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.For every cycle, increments by the number of outstanding demand data read requests pending.For every cycle, increments by the number of outstanding code read requests pending.Cycles with outstanding code read requests pending.Cycles where at least 1 outstanding Demand RFO request is pending.For every cycle, increments by the number of outstanding data read requests pending.Cycles where at least 1 outstanding data read request is pending.For every cycle, increments by the number of demand data read requests pending that are known to have missed the L3 cache.Cycles where at least one demand data read request known to have missed the L3 cache is pending.Cycles where the core is waiting on at least 6 outstanding demand data read requests known to have missed the L3 cache.Retired instructions with at least 1 uncacheable load or Bus Lock.Number of uops decoded out of instructions exclusively fetched by decoder 0Cycles without actually retired instructions.Precise instruction retired event with a reduced effect of PEBS shadow in IP distribution (Fixed counter 0 only. c, e, i, intx, intxcp modifiers not available)Number of instructions retired. Fixed Counter - architectural event (c, e, i, intx, intxcp modifiers not available)Number of retired NOP instructions.Cycle counts are evenly distributed between active threads in the Core.Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.Core crystal clock cycles when this thread is unhalted and the other thread is halted.Core crystal clock cycles when the thread is unhalted.Thread cycles when thread is not in halt stateReference cycles when the core is not in halt state.TMA slots wasted due to incorrect speculation by branch mispredictionsTMA slots where no uops were being issued due to lack of back-end resources.TMA slots available for an unhalted logical processor. General counter - architectural eventTMA slots available for an unhalted logical processor. Fixed counter - architectural eventThe number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.Loads blocked due to overlapping with a preceding store that cannot be forwarded.False dependencies in MOB due to partial compare on address.Loads that miss the DTLB and hit the STLB.Cycles when at least one PMH is busy with a page walk for a demand load.Number of page walks outstanding for a demand load in the PMH each cycle.Load miss in all TLB levels causes a page walk that completes (All page sizes).Page walks completed due to a demand data load to a 2M/4M page.Page walks completed due to a demand data load to a 4K page.Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.TMA slots where uops got droppedCycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.Core cycles the allocator was stalled due to recovery from earlier clear event for this threadCycles when RAT does not issue Uops to RS for the threadUops inserted at issue-stage in order to preserve upper bits of vector registers.Cycles when divide unit is busy executing divide or square root operations.SW prefetch requests that hit L2 cache. Accounts for PREFETCHNTA and PREFETCH0/1/2 instructions when FB is not full.L2 cache hits when fetching instructions, code reads.SW prefetch requests that miss L2 cache. Accounts for PREFETCHNTA and PREFETCH0/1/2 instructions when FB is not full.Demand requests that miss L2 cacheDemand Data Read miss L2, no rejectsCore cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.Core-originated cacheable demand requests missed L3 (except hardware prefetches to L3).Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3).Number of PREFETCHW instructions executed.Number of PREFETCHT1 or PREFETCHT2 instructions executed.Number of PREFETCHT0 instructions executed.Number of PREFETCHNTA instructions executed.Number of cycles a demand request has waited due to L1D due to lack of L2 resources.Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.Cycles with L1D load Misses outstanding.Number of L1D misses that are outstandingStores that miss the DTLB and hit the STLB.Cycles when at least one PMH is busy with a page walk for a store.Number of page walks outstanding for a store in the PMH each cycle.Store misses in all TLB levels causes a page walk that completes. (All page sizes)Page walks completed due to a demand data store to a 2M/4M page.Page walks completed due to a demand data store to a 4K page.Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.Counts the number of cache lines replaced in L1 data cache.Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional readsNumber of times HLE lock could not be elided due to ElisionBufferAvailable being zero.Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision bufferNumber of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision bufferSpeculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed addressNumber of times an instruction execution caused the transactional nest count supported to be exceededCounts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional regionCounts end of periods where the Reservation Station (RS) was empty.Cycles when Reservation Station (RS) is empty for the threadCycles when uops are being delivered to IDQ while MS is busyUops delivered to IDQ while MS is busyNumber of switches from DSB or MITE to the MSCycles DSB is delivering optimal number of UopsUops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) pathCycles MITE is delivering optimal number of UopsUops delivered to Instruction Decode Queue (IDQ) from MITE pathCycles where a code fetch is stalled due to L1 instruction cache miss.Cycles where a code fetch is stalled due to L1 instruction cache tag miss.Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.Instruction fetch requests that miss the ITLB and hit the STLB.Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.Number of page walks outstanding for an outstanding code request in the PMH each cycle.Code miss in all TLB levels causes a page walk that completes. (All page sizes)Code miss in all TLB levels causes a page walk that completes. (2M/4M)Code miss in all TLB levels causes a page walk that completes. (4K)Stalls caused by changing prefix length of the instruction.Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalledCycles when no uops are not delivered by the IDQ when backend of the machine is not stalledUops not delivered by IDQ when backend of the machine is not stalledNumber of uops executed on port 7 and 8Number of uops executed on port 6Number of uops executed on port 5Number of uops executed on port 4 and 9Number of uops executed on port 2 and 3Number of uops executed on port 1Number of uops executed on port 0Cycles stalled due to no store buffers available. (not including draining form sync).Counts cycles where the pipeline is stalled due to serializing operations.Execution stalls while memory subsystem has an outstanding load.Cycles while memory subsystem has an outstanding load.Execution stalls while L1 cache miss demand load is outstanding.Cycles while L1 cache miss demand load is outstanding.Execution stalls while L3 cache miss demand load is outstanding.Execution stalls while L2 cache miss demand load is outstanding.Cycles while L3 cache miss demand load is outstanding.Cycles while L2 cache miss demand load is outstanding.Cycles where no uops were executed, the Reservation Station was not empty, the Store Buffer was full and there was no outstanding load.Cycles where the Store Buffer was full and no loads caused an execution stall.Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.Cycles Uops delivered by the LSD, but didn't come from the decoder.Number of Uops delivered by the LSD.DSB-to-MITE transitions count.DSB-to-MITE switch true penalty cycles.Any memory transaction that reached the SQ.Demand Data Read requests who miss L3 cacheDemand and prefetch data readsDemand RFO requests including regular RFOs, locks, ItoMCounts cacheable and non-cacheable code reads to the core.Counts the number of x87 uops dispatched.Cycles at least 4 micro-op is executed from any thread on physical core.Cycles at least 3 micro-op is executed from any thread on physical core.Cycles at least 2 micro-op is executed from any thread on physical core.Cycles at least 1 micro-op is executed from any thread on physical core.Number of uops executed on the core.Cycles where at least 4 uops were executed per-threadCycles where at least 3 uops were executed per-threadCycles where at least 2 uops were executed per-threadCycles where at least 1 uop was executed per-threadCounts number of cycles no uops were dispatched to be executed on this thread.Counts the number of uops to be executed per-thread each cycle.DTLB flush attempts of the thread-specific entriesNumber of occurrences where a microcode assist is invoked by hardware.Counts all microcode FP assists.Cycles with less than 10 actually retired uops.Cycles without actually retired uops.Self-modifying code (SMC) detected.Number of machine clears due to memory ordering conflicts.Number of machine clears (nukes) of any type.Indirect near branch instructions retired (excluding returns)Far branch instructions retired.Taken branch instructions retired.Conditional branch instructions retired.Not taken branch instructions retired.Direct and indirect near call instructions retired.Taken conditional branch instructions retired.All branch instructions retired.All miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).Number of near branch instructions retired that were mispredicted and taken.Mispredicted conditional branch instructions retired.Mispredicted non-taken conditional branch instructions retired.Mispredicted indirect CALL instructions retired.number of branch instructions retired that were mispredicted and taken.All mispredicted branch instructions retired.Retired instructions after front-end starvation of at least 1 cycleRetired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.Retired instructions after front-end starvation of at least 2 cyclesRetired Instructions who experienced STLB (2nd level TLB) true miss.Retired Instructions who experienced iTLB true miss.Retired Instructions who experienced Instruction L2 Cache true miss.Retired Instructions who experienced Instruction L1 Cache true miss.Retired Instructions experiencing a critical DSB miss.Retired Instructions experiencing a DSB miss.Retired instructions after an interval where the front-end did not deliver any uops (4 bubbles) for a period determined by the fe_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-end stallCounts instructions retired after an interval where the front-end did not deliver more than 1 uop (3 bubbles) for a period determined by the fe_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-end stallCounts instructions retired after an interval where the front-end did not deliver more than 2 uops (2 bubbles) for a period determined by the fe_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-end stallCounts instructions retired after an interval where the front-end did not deliver more than 3 uops (1 bubble) for a period determined by the fe_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-end stallCounts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 16 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this eventCounts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below.  Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below.  Each count represents 2 or/and 4 computation operations, 1 for each element.  Applies to SSE* and AVX* packed single precision and packed double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision  FP instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, 1 for each element.  Applies to SSE* and AVX* packed single precision and double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.Number of any Vector retired FP arithmetic instructionsNumber of times an HLE execution aborted due to unfriendly events (such as interrupts).Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).Number of times an HLE execution started.Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)Number of times an RTM execution aborted due to HLE-unfriendly instructionsNumber of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)Number of times an RTM execution aborted.Number of times an RTM execution started.Number of retired PAUSE instructions.Increments whenever there is an update to the LBR array.All retired store instructions.All retired load instructions.Retired store instructions that split across a cacheline boundary.Retired load instructions that split across a cacheline boundary.Retired load instructions with locked access.Retired store instructions that miss the STLB.Retired load instructions that miss the STLB.All retired memory instructions.Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.Retired load instructions missed L3 cache as data sourcesRetired load instructions missed L2 cache as data sourcesRetired load instructions missed L1 cache as data sourcesRetired load instructions with L3 cache hits as data sourcesRetired load instructions with L2 cache hits as data sourcesRetired load instructions with L1 cache hits as data sourcesRetired load instructions with local Intel Optane DC persistent memory as the data source where the data request missed all caches.Retired load instructions whose data sources were hits in L3 without snoops requiredRetired load instructions whose data sources were HitM responses from shared L3Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cacheRetired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.Retired load instructions with remote Intel Optane DC persistent memory as the data source where the data request missed all caches.Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.Cache lines that have been L2 hardware prefetched but not used by demand accessesModified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.Cycles the thread is active and superQ cannot take any more entries.Counts bus locks, accounts for cache line split locks and UC locks.Counts Demand RFOs, ItoM's, PREFECTHW's, Hardware RFO Prefetches to the L1/L2 and Streaming stores that likely resulted in a store to Memory (DRAM or PMM)Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM or PMM attached to another socket.Counts hardware prefetch (which bring data to L2) that have any type of response.READS_TO_CORE_LOCAL_SOCKET_PMMCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM accesses that are controlled by the close or distant SNC Cluster.READS_TO_CORE_LOCAL_SOCKET_DRAMCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts DRAM accesses that are controlled by the close or distant SNC Cluster.READS_TO_CORE_L3_MISS_LOCAL_SOCKETCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that missed the L3 Cache and were supplied by the local socket (DRAM or PMM), whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM or DRAM accesses that are controlled by the close or distant SNC Cluster.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.READS_TO_CORE_SNC_CACHE_HIT_WITH_FWDCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.DEMAND_CODE_RD_SNC_CACHE_HIT_WITH_FWDCounts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.DEMAND_RFO_SNC_CACHE_HIT_WITH_FWDCounts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.DEMAND_DATA_RD_SNC_CACHE_HIT_WITH_FWDCounts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.Counts hardware and software prefetches to all cache levels that hit in the L3 or were snooped from another core's caches on the same socket.Counts hardware and software prefetches to all cache levels that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts hardware prefetches to the L3 only that missed the local socket's L1, L2, and L3 caches.Counts streaming stores that missed the local socket's L1, L2, and L3 caches.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches.Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline was homed in a remote socket.Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline was homed in a remote socket.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by a remote socket.Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts streaming stores that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by the local socket.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by the local socket.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit in the L3 or were snooped from another core's caches on the same socket.Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those PMM accesses that are controlled by the close SNC Cluster.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to another socket.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to another socket.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.READS_TO_CORE_REMOTE_CACHE_SNOOP_FWDCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop was sent and data was returned (Modified or Not Modified).READS_TO_CORE_REMOTE_CACHE_SNOOP_HIT_WITH_FWDCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.READS_TO_CORE_REMOTE_CACHE_SNOOP_HITMCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.READS_TO_CORE_L3_HIT_SNOOP_HIT_WITH_FWDCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.READS_TO_CORE_L3_HIT_SNOOP_HITMCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.READS_TO_CORE_L3_HIT_SNOOP_HIT_NO_FWDCounts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop that hit in another core, which did not forward the data.Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.Counts demand data reads that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.Counts miscellaneous requests, such as I/O and un-cacheable accesses that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.HWPF_L1D_AND_SWPF_L3_MISS_LOCALCounts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM.Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those PMM accesses that are controlled by the close SNC Cluster.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to another socket.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.Counts demand data reads that were supplied by PMM.Counts demand data reads that were supplied by PMM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those PMM accesses that are controlled by the close SNC Cluster.Counts demand data reads that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts demand data reads that were supplied by PMM attached to another socket.Counts demand data reads that were supplied by DRAM.DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HIT_WITH_FWDCounts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HITMCounts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.Counts demand data reads that were supplied by DRAM attached to another socket.Counts hardware prefetches to the L3 only that have any type of response.Counts miscellaneous requests, such as I/O and un-cacheable accesses that were not supplied by the local socket's L1, L2, or L3 caches.Counts miscellaneous requests, such as I/O and un-cacheable accesses that have any type of response.Counts streaming stores that have any type of response.Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches.Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1, L2, or L3 caches.Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.Counts demand data reads that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.Counts demand data reads that were not supplied by the local socket's L1, L2, or L3 caches.Counts demand data reads that have any type of response.DEMAND_CODE_RD_L3_HIT_SNOOP_HITMCounts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_WITH_FWDCounts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.DEMAND_DATA_RD_L3_HIT_SNOOP_HITMCounts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWDCounts demand data reads that resulted in a snoop that hit in another core, which did not forward the data.Counts miscellaneous requests, such as I/O and un-cacheable accesses that DRAM supplied the request.Counts streaming stores that DRAM supplied the request.Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.Counts demand data reads that DRAM supplied the request.Counts miscellaneous requests, such as I/O and un-cacheable accesses that was not supplied by the L3 cache.Counts streaming stores that was not supplied by the L3 cache.Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.Counts hardware prefetch RFOs (which bring data to L2) that was not supplied by the L3 cache.Counts hardware prefetch data reads (which bring data to L2)  that was not supplied by the L3 cache.Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.Counts demand data reads that was not supplied by the L3 cache.Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent.Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.HWPF_L2_DATA_RD_L3_HIT_SNOOP_SENTCounts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent.DEMAND_CODE_RD_L3_HIT_SNOOP_SENTCounts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent.DEMAND_DATA_RD_L3_HIT_SNOOP_SENTCounts demand data reads that hit a cacheline in the L3 where a snoop was sent.HWPF_L1D_AND_SWPF_ANY_RESPONSECounts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that have any type of response.Counts hardware prefetch RFOs (which bring data to L2) that have any type of response.Counts hardware prefetch data reads (which bring data to L2)  that have any type of response.Counts hardware prefetches to the L3 only that hit a cacheline in the L3 where a snoop was sent or not.Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.Counts streaming stores that hit a cacheline in the L3 where a snoop was sent or not.Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_MISSCounts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_NOT_NEEDEDCounts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.HWPF_L2_RFO_L3_HIT_SNOOP_HIT_NO_FWDCounts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.HWPF_L2_RFO_L3_HIT_SNOOP_NOT_NEEDEDCounts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent or not.HWPF_L2_DATA_RD_L3_HIT_SNOOP_HITMCounts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.HWPF_L2_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWDCounts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.HWPF_L2_DATA_RD_L3_HIT_SNOOP_MISSCounts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.HWPF_L2_DATA_RD_L3_HIT_SNOOP_NOT_NEEDEDCounts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent or not.Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.DEMAND_CODE_RD_L3_HIT_SNOOP_HIT_NO_FWDCounts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.DEMAND_CODE_RD_L3_HIT_SNOOP_MISSCounts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.DEMAND_CODE_RD_L3_HIT_SNOOP_NOT_NEEDEDCounts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.DEMAND_RFO_L3_HIT_SNOOP_HIT_NO_FWDCounts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.DEMAND_RFO_L3_HIT_SNOOP_NOT_NEEDEDCounts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.Counts demand data reads that hit a cacheline in the L3 where a snoop was sent or not.Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.DEMAND_DATA_RD_L3_HIT_SNOOP_MISSCounts demand data reads that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.DEMAND_DATA_RD_L3_HIT_SNOOP_NOT_NEEDEDCounts demand data reads that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.Intel SapphireRapidsprAMX_OPS_RETIREDINT_VEC_RETIREDMISC2_RETIREDFP_ARITH_INST_RETIRED2Excution cycles.FP_ARITH_DISPATCHEDUops dispatched.Arithmetic operations.Execution activity.DECODEDecoder activity.ICACHE_TAGInstruction cache tagging.ICACHE_DATAInstruction cache.Uops decoded.Instruction decoded.DSB to MITE switches.MEMORY_ACTIVITYMemory activity.MEM_LOAD_COMPLETEDCompleted demand load.Offcore requests.Topdown events.Cycles in unhalted state.REP_ITERATIONC01C02C0_WAITPAUSEREF_TSC_PBAD_SPEC_SLOTSMEMORY_BOUND_SLOTSL1_MISS_ANYL2_STALLSDEC0_UOPSMS_BUSYEMPTY_COUNTBOUND_ON_LOADSMBA_STALLSUNKNOWN_BRANCH_CYCLESFPDIV_ACTIVEFP_DIVIDER_ACTIVEIDIV_ACTIVEINT_DIVIDER_ACTIVEPORT_2_3_10PORT_5_11Uops executed on port 6AMX_BUSYPAGE_FAULTSSE_AVX_MIXCycles with retired uop(s).HEAVYMS_FLOWSUNKNOWN_BRANCHSTORE_SAMPLE128B_PACKED_HALF256B_PACKED_HALF512B_PACKED_HALFCOMPLEX_SCALAR_HALFXSNP_FWDXSNP_NO_FWDLFENCE128BIT256BITADD_128ADD_256MUL_256SHUFFLESVNNI_128VNNI_256HWPF_L1D_ANY_RESPONSEMODIFIED_WRITE_ANY_RESPONSERFO_TO_CORE_L3_HIT_MBF16INT8�Advance Matrix Extension (AMX) operations retiredinteger ADD, SUB, SAD 128-bit vector instructions.Retired memory uops for any accessRetired instructions with at least 1 uncacheable load or lock.Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Retired Instructions who experienced a critical DSB miss.LSD (Loop Stream Detector) operations.Reservation Station (RS) activity.IDQ (Instruction Decoded Queue) operations.Number of instructions retired.Number of all retired NOP instructions.Precise instruction retired with PEBS precise-distributionIterations of Repeat string retired instructions.Core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.Core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in C0 ACPI state.Reference cycles when the core is not in halt state (Fixed Counter 2).Reference cycles when the core is not in halt state (Programmable Counter).Core cycles when the thread is not in halt stateTMA slots wasted due to incorrect speculations.Load miss in all TLB levels causes a page walk that completes. (All page sizes)Page walks completed due to a demand data load to a 1G page.Page walks completed due to a demand data store to a 1G page.SW prefetch requests that hit L2 cache.SW prefetch requests that miss L2 cache.Core-originated cacheable requests that missed L3  (Except hardware prefetches to the L3)Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)Completed demand load uops that miss the L1 d-cache.Instruction decoders utilized in a cycleCycles the Microcode Sequencer is busy.Cycles when Reservation Station (RS) is empty for the thread.This event counts the cycles the integer divider is busy.Uops executed on ports 2, 3 and 10Uops executed on ports 4 and 9Uops executed on ports 5 and 11Uops executed on ports 7 and 8Counts the cycles where the AMX (Advance Matrix Extension) unit is busy performing an operation.Number of branch instructions retired that were mispredicted and taken.Miss-predicted near indirect branch instructions retired (excluding returns)Mispredicted indirect CALL retired.This event counts the number of mispredicted ret instructions retired. Non PEBSRetired Instructions who experienced DSB miss.Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 16 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below.  Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.Retired instructions with at least 1 store uop. This PEBS event is the trigger for stores sampled by the PEBS Store Facility.Number of all Scalar Half-Precision FP arithmetic instructions(1) retired - regular and complex.Number of all Vector (also called packed) Half-Precision FP arithmetic instructions(1) retired.integer ADD, SUB, SAD 256-bit vector instructions.Counts data load hardware prefetch requests to the L1 data cache that have any type of response.Counts hardware prefetches (which bring data to L2) that have any type of response.Counts writebacks of modified cachelines and streaming stores that have any type of response.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that missed the L3 Cache and were supplied by the local socket (DRAM or PMM), whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM or DRAM accesses that are controlled by the close or distant SNC Cluster.  It does not count misses to the L3 which go to Local CXL Type 2 Memory or Local Non DRAM.Counts demand reads for ownership (RFO), hardware prefetch RFOs (which bring data to L2), and software prefetches for exclusive ownership (PREFETCHW) that hit to a (M)odified cacheline in the L3 or snoop filter.AMX retired arithmetic BF16 operations.AMX retired arithmetic integer 8-bit operations.[0x%lx event=0x%x] %s
Intel RAPLpowerRAPL_ENERGY_PKGRAPL_ENERGY_DRAMRAPL_ENERGY_CORESRAPL_ENERGY_GPURAPL_ENERGY_PSYSe���`���`�������`���`���`���`���`���`���`���`���`���`���`���`���e���`���e���e�����������`���`���`���`���`���e���e���e���`���`���`���`���`���`���p�������`���`���`���`���`�����������`���`���`���`���`���e���`���p���e���`���`���`���`���`���`���e���`���`���`�������`�������`���`���`���`���`���`���`���`���`���`���`���`���`���e���`���`���p���p���`���`���`���`���`���`���`���`���`���`���`���`���`���`���`���p�������`���`���`���`���`���`���`���`���`���`���`���`���`���p���p���`���`���`���`���`���`���p���p���Number of Joules consumed by all cores and Last level cache on the package. Unit is 2^-32 JoulesNumber of Joules consumed by the DRAM. Unit is 2^-32 JoulesNumber of Joules consumed by all cores on the package. Unit is 2^-32 JoulesNumber of Joules consumed by the builtin GPU. Unit is 2^-32 JoulesNumber of Joules consumed by the builtin PSYS. Unit is 2^-32 Joulespfmlib_intel_snbep_unc.ctfcfffisocnfaddr:%s=0x%lxremlocrmemlmemdnidrcsnidedge detectthreshold in range [0-255]threshold in range [0-31]thread id filter [0-1]frequency >= 100Mhz * [0-255]match isochronous requestsmatch non-coherent requeststhread id filter [0-3]source id filter [0-63]match on local node targetmatch on remote node targetlocal memory cacheableremote memory cacheabledestination node id [0-15]%s (%s.%d): no default found for event %s unit mask group %d (max_grpid=%d, i=%d)
%s (%s.%d): invalid thread id, must be < 1%s (%s.%d): invalid nf,  0 < nf < 256
%s (%s.%d): address filter 40bits max
%s (%s.%d): dnid must be [0-15]
%s (%s.%d): rcsnid must be [0-15]
%s (%s.%d): event %s invalid attribute %d
%s (%s.%d): event has umasks but none specified
%s (%s.%d): using nf= on an umask which does not require it
%s (%s.%d): umask2=0x%lx umask1=0x%lx
%s (%s.%d): unknown attribute %d for event %s
[UNC=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
core id filter, includes non-thread data in bit 4 [0-15]node id bitmask filter [0-255]physical address matcher [40 bits]core id filter, includes non-thread data in bit 5 [0-63]destination RCS Node id [0-15]R��������������0���������Х��X��� ���������`����������H������H�����������H���`���/��������ҫ����������V���(��������˪��a���H���*����������}��������������pfm_intel_snbep_unc_get_encodingsnbep_unc_add_defaults[UNC_CBO=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d tid_en=%d] %s
[UNC_CBOX_FILTER=0x%lx tid=%d core=0x%x nid=0x%x state=0x%x opc=0x%x]
Intel Sandy Bridge-EP C-Box 7 uncoreIntel Sandy Bridge-EP C-Box 6 uncoreIntel Sandy Bridge-EP C-Box 5 uncoreIntel Sandy Bridge-EP C-Box 4 uncoreIntel Sandy Bridge-EP C-Box 3 uncoreIntel Sandy Bridge-EP C-Box 2 uncoreIntel Sandy Bridge-EP C-Box 1 uncoreIntel Sandy Bridge-EP C-Box 0 uncoreCounter 0 occupancy. Counts the occupancy related information by filtering CB0 occupancy count captured in counter 0.Cache lookups. Counts number of times the LLC is accessed from L2 for code, data, prefetches (Must set filter mask bit 0 and select )Address ring in use. Counts number of cycles ring is being used at this ring stopAcknowledgment ring in use. Counts number of cycles ring is being used at this ring stopBus or Data ring in use. Counts number of cycles ring is being used at this ring stopNumber of LLC responses that bounced in the ringInvalidate ring in use. Counts number of cycles ring is being used at this ring stopIngress arbiter blocking cyclesCounts the number of ring transactions from Cachebo to AD ringCounts the number of ring transactions from Cachebo to AK ringCounts the number of ring transactions from Cachebo to BL ringCounts the number of ring transactions from Cachebo to IV ringCounts the number of ring transactions from Corebo to AD ringCounts the number of ring transactions from Corebo to AK ringCounts the number of ring transactions from Corebo to BL ringNumber of outstanding eviction transactions in the TORNumber of outstanding miss requests in the TORNumber of TOR entries that match a NID and an opcode (must provide opc_* umask)Number of NID-matched outstanding requests in the TOR (must provide nf=X modifier)Number of NID-matched outstanding requests in the TOR (must provide a nf=X modifier)Number of NID-matched outstanding miss requests in the TOR (must provide a nf=X modifier)Number of NID-matched outstanding miss requests in the TOR that an opcode (must provide nf=X modifier and opc_* umask)Number of NID-matched TOR entries that an opcode (must provide nf=X modifier and opc_* umask)Number of TOR entries that match an opcode (must provide opc_* umask)Demand data RFO (combine with any OPCODE umask)Demand code read (combine with any OPCODE umask)Demand data read (combine with any OPCODE umask)Partial reads (UC) (combine with any OPCODE umask)Full Stream store (combine with any OPCODE umask)Partial Stream store (combine with any OPCODE umask)Prefetch RFO into LLC but do not pass to L2 (includes hints) (combine with any OPCODE umask)Prefetch code into LLC but do not pass to L2 (includes hints) (combine with any OPCODE umask)Prefetch data into LLC but do not pass to L2 (includes hints) (combine with any OPCODE umask)PCIe write (non-allocating) (combine with any OPCODE umask)PCIe UC read (combine with any OPCODE umask)PCIe write (allocating) (combine with any OPCODE umask)PCIe read current (combine with any OPCODE umask)Request writeback modified invalidate line (combine with any OPCODE umask)Request writeback modified set to exclusive (combine with any OPCODE umask)Request invalidate line (combine with any OPCODE umask)PCIe non-snoop read (combine with any OPCODE umask)PCIe non-snoop write (partial) (combine with any OPCODE umask)PCIe non-snoop write (full) (combine with any OPCODE umask)Number of Evictions transactions inserted into TORNumber of miss requests inserted into the TORNumber of miss transactions inserted into the TOR that match an opcode (must provide opc_* umask)Number of NID-matched transactions inserted into the TOR (must provide nf=X modifier)Number of NID-matched eviction transactions inserted into the TOR (must provide nf=X modifier)Number of NID-matched miss transactions that were inserted into the TOR (must provide nf=X modifier)Number of NID and opcode matched miss transactions inserted into the TOR (must provide opc_* umask and nf=X modifier)Number of transactions inserted into the TOR that match a NID and opcode (must provide opc_* umask and nf=X modifier)Number of NID-matched write back transactions inserted into the TOR (must provide nf=X modifier)Number of transactions inserted into the TOR that match an opcode (must provide opc_* umask)Number of write transactions inserted into the TORCounts the number of allocated into the IRQ ordering FIFOIrq externally starved, therefore blocking the IPQIPQ externally starved, therefore blocking the IRQISMQ externally starved, therefore blocking both IRQ and IPQUp and Even ring polarity filterUp and odd ring polarity filterDown and even ring polarity filterDown and odd ring polarity filterVictimized Lines matching the NID filter (must provide nf=X modifier)Write requests. Includes all write transactions (cached, uncached)Match a given RTID destination NID (must provide nf=X modifier)snbep_unc_cbo7uncore_cbox_7snbep_unc_cbo6uncore_cbox_6snbep_unc_cbo5uncore_cbox_5snbep_unc_cbo4uncore_cbox_4snbep_unc_cbo3snbep_unc_cbo2snbep_unc_cbo1snbep_unc_cbo0UNC_C_CLOCKTICKSC-box Uncore clockticksUNC_C_COUNTER0_OCCUPANCYUNC_C_ISMQ_DRD_MISS_OCCUNC_C_LLC_LOOKUPUNC_C_LLC_VICTIMSLines victimizedUNC_C_MISCMiscellaneous C-Box eventsUNC_C_RING_AD_USEDUNC_C_RING_AK_USEDUNC_C_RING_BL_USEDUNC_C_RING_BOUNCESUNC_C_RING_IV_USEDUNC_C_RING_SRC_THRTLTDBUNC_C_RXR_EXT_STARVEDUNC_C_RXR_INSERTSUNC_C_RXR_IPQ_RETRYProbe Queue RetriesUNC_C_RXR_IRQ_RETRYIngress Request Queue RejectsUNC_C_RXR_ISMQ_RETRYISMQ RetriesUNC_C_RXR_OCCUPANCYIngress OccupancyUNC_C_TOR_INSERTSTOR InsertsUNC_C_TOR_OCCUPANCYTOR OccupancyUNC_C_TXR_ADS_USEDEgress eventsUNC_C_TXR_INSERTSEgress allocationsAD_CACHEAK_CACHEBL_CACHEIV_CACHEAD_COREAK_COREBL_COREAll valid TOR entriesNID_ALLNID_EVICTIONNID_MISS_ALLNID_MISS_OPCODENID_OPCODEOPC_RFOOPC_CRDOPC_DRDOPC_PRDOPC_WCILFOPC_WCILOPC_PF_RFOOPC_PF_CODEOPC_PF_DATAOPC_PCIWILFOPC_PCIPRDOPC_PCIITOMOPC_PCIRDCUROPC_ITOMOPC_PCINSRDOPC_PCINSWROPC_PCINSWRFNID_WBAny rejectNo Egress creditsIIO_CREDITSNo IIO creditsQPI_CREDITSNO QPI creditsRTIDADDR_CONFLICTAddress conflictNo QPI creditsIRQ_REJECTEDIRQ rejectedVFIFOISMQISMQ_BIDSNumber of time the ISMQ bidsAny filterAcknowledgment to coreData response to coreSnoops of processor cacheDOWN_EVENDOWN_ODDRSPI_WAS_FSESilent snoop evictionWC_ALIASINGWrite combining aliasingSTARTEDRFO_HIT_SRFO hits in S stateLines in M stateLines in E stateLines in S stateNIDAny requestData read requestsREMOTE_SNOOPExternal snoop requestSTATE_FSTATE_MESIFAny cache line state[UNC_HA=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
[UNC_HA_ADDR=0x%lx lo_addr=0x%x hi_addr=0x%x]
Intel Sandy Bridge-EP HA uncoreUNC_H_DIRECT2CORE_CYCLES_DISABLEDCycles when Direct2Core was DisabledUNC_H_DIRECT2CORE_TXN_OVERRIDENumber of Reads that had Direct2Core OverriddenCycles without QPI Ingress CreditsHA to iMC Full Line Writes IssuedUNC_H_RPQ_CYCLES_NO_REG_CREDITSiMC RPQ Credits Empty - RegularHA Requests to a TAD Region - Group 0HA Requests to a TAD Region - Group 1Outbound NDR Ring TransactionsOutbound DRS Ring Transactions to CacheUNC_H_WPQ_CYCLES_NO_REG_CREDITSHA iMC CHN0 WPQ Credits Empty - RegularCounts data being sent to the cacheCounts data being sent directly to the requesting coreCounts data being sent to a remote socket over QPICounts cycles from both schedulersCounts cycles from scheduler bank 0Counts cycles from scheduler bank 1Counts cycles full from both schedulersCounts cycles full from scheduler bank 0Counts cycles full from scheduler bank 1Counts outbound snoops send on the ringCounts incoming read requests. Good proxy for LLC read misses, incl. RFOsNumber of cycles that we are handling conflictsNumber of cycles that we are not handling conflicts[UNC_HA_OPC=0x%lx opc=0x%x]
snbep_unc_hauncore_haUNC_H_CLOCKTICKSHA Uncore clockticksUNC_H_CONFLICT_CYCLESConflict ChecksUNC_H_DIRECT2CORE_COUNTDirect2Core Messages SentUNC_H_DIRECTORY_LOOKUPDirectory LookupsUNC_H_DIRECTORY_UPDATEDirectory UpdatesUNC_H_IGR_NO_CREDIT_CYCLESUNC_H_IMC_RETRYRetry EventsUNC_H_IMC_WRITESUNC_H_REQUESTSRead and Write RequestsUNC_H_TAD_REQUESTS_G0UNC_H_TAD_REQUESTS_G1UNC_H_TRACKER_INSERTSTracker AllocationsUNC_H_TXR_ADUNC_H_TXR_AD_CYCLES_FULLAD Egress FullUNC_H_TXR_AK_CYCLES_FULLAK Egress FullUNC_H_TXR_AK_NDRUNC_H_TXR_BLUNC_H_TXR_BL_CYCLES_FULLBL Egress FullDRS_CACHEDRS_COREDRS_QPISCHED0SCHED1Counts non-data responsesCounts all requestsREGION8Counts for TAD Region 8REGION9Counts for TAD Region 9REGION10Counts for TAD Region 10REGION11Counts for TAD Region 11REGION0Counts for TAD Region 0REGION1Counts for TAD Region 1REGION2Counts for TAD Region 2REGION3Counts for TAD Region 3REGION4Counts for TAD Region 4REGION5Counts for TAD Region 5REGION6Counts for TAD Region 6REGION7Counts for TAD Region 7CHN0CHN1CHN2channel 2CHN3Chanell 3Counts incoming writesCounts all writesCounts full line non ISOCHFULL_ISOCHCounts ISOCH full lineCounts partial non-ISOCHPARTIAL_ISOCHCounts ISOCH partialAD_QPI0AD to QPI link 0AD_QPI1AD to QPI link 1BL_QPI0BL to QPI link 0BL_QPI1BL to QPI link 1Counts any directory updateDirectory clearsDirectory setNO_SNPSnoop not neededSnoop neededNO_CONFLICTIntel Sandy Bridge-EP IMC3 uncoreIntel Sandy Bridge-EP IMC2 uncoreIntel Sandy Bridge-EP IMC1 uncoreIntel Sandy Bridge-EP IMC0 uncoreDRAM RD_CAS and WR_CAS Commands.Number of DRAM Refreshes IssuedUNC_M_POWER_CRITICAL_THROTTLE_CYCLESRead Pending Queue Full CyclesRead Pending Queue AllocationsWrite Pending Queue Full CyclesWrite Pending Queue AllocationsCounts number of DRAM precharge commands sent on this channel as a result of the page close counter expiringCounts number of DRAM precharge commands sent on this channel as a result of page missesCounts read over read preemptionsCounts read over write preemptionsCounts cycles in ISOCH Major modeCounts cycles in Partial Major modeCounts cycles in Read Major modeCounts cycles in Write Major modeCounts total number of DRAM CAS commands issued on this channelCounts all DRAM reads on this channel, incl. underfillsCounts number of DRAM read CAS commands issued on this channel, incl. regular read CAS and those with implicit prechargeCounts number of underfill reads issued by the memory controllerCounts number of DRAM write CAS commands on this channelCounts Number of opportunistic DRAM write CAS commands issued on this channelCounts number of DRAM write CAS commands issued on this channel while in Write-Major modesnbep_unc_imc3uncore_imc_3snbep_unc_imc2uncore_imc_2snbep_unc_imc1uncore_imc_1snbep_unc_imc0uncore_imc_0UNC_M_CLOCKTICKSIMC Uncore clockticksUNC_M_ACT_COUNTDRAM Activate CountUNC_M_CAS_COUNTUNC_M_DRAM_PRE_ALLDRAM Precharge All CommandsUNC_M_DRAM_REFRESHUNC_M_ECC_CORRECTABLE_ERRORSECC Correctable ErrorsUNC_M_MAJOR_MODESCycles in a Major ModeUNC_M_POWER_CHANNEL_DLLOFFChannel DLLOFF CyclesUNC_M_POWER_CHANNEL_PPDChannel PPD CyclesUNC_M_POWER_CKE_CYCLESCKE_ON_CYCLES by RankCritical Throttle CyclesUNC_M_POWER_SELF_REFRESHClock-Enabled Self-RefreshUNC_M_POWER_THROTTLE_CYCLESThrottle Cycles for Rank 0UNC_M_PREEMPTIONRead Preemption CountUNC_M_PRE_COUNTDRAM Precharge commands.UNC_M_RPQ_CYCLES_FULLUNC_M_RPQ_CYCLES_NERead Pending Queue Not EmptyUNC_M_RPQ_INSERTSUNC_M_RPQ_OCCUPANCYRead Pending Queue OccupancyUNC_M_WPQ_CYCLES_FULLUNC_M_WPQ_CYCLES_NEWrite Pending Queue Not EmptyUNC_M_WPQ_INSERTSUNC_M_WPQ_OCCUPANCYWrite Pending Queue OccupancyUNC_M_WPQ_READ_HITWrite Pending Queue CAM MatchUNC_M_WPQ_WRITE_HITRD_PREEMPT_RDRD_PREEMPT_WRCount cycles for rank 0Count cycles for rank 1Count cycles for rank 2Count cycles for rank 3Count cycles for rank 4Count cycles for rank 5Count cycles for rank 6Count cycles for rank 7PANICRD_REGRD_UNDERFILLWR_RMMWR_WMM[UNC_PCU=0x%lx event=0x%x occ_sel=0x%x en=%d inv=%d edge=%d thres=%d occ_inv=%d occ_edge=%d] %s
[UNC_PCU_FILTER=0x%lx band0=%u band1=%u band2=%u band3=%u]
Intel Sandy Bridge-EP PCU uncoreCore C State Transition CyclesCurrent Strongest Upper Limit CyclesUNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLESThermal Strongest Upper Limit CyclesOS Strongest Upper Limit CyclesPower Strongest Upper Limit CyclesIO P Limit Strongest Lower Limit CyclesPerf P Limit Strongest Lower Limit CyclesCycles spent changing FrequencyUNC_P_MEMORY_PHASE_SHEDDING_CYCLESTotal Core C State Transition CyclesUNC_P_VOLT_TRANS_CYCLES_CHANGEUNC_P_VOLT_TRANS_CYCLES_DECREASEUNC_P_VOLT_TRANS_CYCLES_INCREASEsnbep_unc_pcuuncore_pcuUNC_P_CLOCKTICKSPCU Uncore clockticksUNC_P_CORE0_TRANSITION_CYCLESUNC_P_CORE1_TRANSITION_CYCLESUNC_P_CORE2_TRANSITION_CYCLESUNC_P_CORE3_TRANSITION_CYCLESUNC_P_CORE4_TRANSITION_CYCLESUNC_P_CORE5_TRANSITION_CYCLESUNC_P_CORE6_TRANSITION_CYCLESUNC_P_CORE7_TRANSITION_CYCLESUNC_P_DEMOTIONS_CORE0Core C State DemotionsUNC_P_DEMOTIONS_CORE1UNC_P_DEMOTIONS_CORE2UNC_P_DEMOTIONS_CORE3UNC_P_DEMOTIONS_CORE4UNC_P_DEMOTIONS_CORE5UNC_P_DEMOTIONS_CORE6UNC_P_DEMOTIONS_CORE7UNC_P_FREQ_BAND0_CYCLESFrequency ResidencyUNC_P_FREQ_BAND1_CYCLESUNC_P_FREQ_BAND2_CYCLESUNC_P_FREQ_BAND3_CYCLESUNC_P_FREQ_MAX_CURRENT_CYCLESUNC_P_FREQ_MAX_OS_CYCLESUNC_P_FREQ_MAX_POWER_CYCLESUNC_P_FREQ_MIN_IO_P_CYCLESUNC_P_FREQ_MIN_PERF_P_CYCLESUNC_P_FREQ_TRANS_CYCLESMemory Phase Shedding CyclesUNC_P_POWER_STATE_OCCUPANCYNumber of cores in C0UNC_P_PROCHOT_EXTERNAL_CYCLESExternal ProchotUNC_P_PROCHOT_INTERNAL_CYCLESInternal ProchotUNC_P_TOTAL_TRANSITION_CYCLESCycles Changing VoltageCycles Decreasing VoltageCycles Increasing VoltageUNC_P_VR_HOT_CYCLESVR HotCounts number of cores in C0Counts number of cores in C3Counts number of cores in C6CORES_C0CORES_C3CORES_C6[UNC_QPI=0x%lx event=0x%x sel_ext=%d umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
Intel Sandy Bridge-EP QPI1 uncoreIntel Sandy Bridge-EP QPI0 uncoreUNC_Q_RXL_CREDITS_CONSUMED_VN0UNC_Q_RXL_CREDITS_CONSUMED_VNARx Flit Buffer Allocations - DRSRx Flit Buffer Allocations - HOMRx Flit Buffer Allocations - NCBRx Flit Buffer Allocations - NCSRx Flit Buffer Allocations - NDRRx Flit Buffer Allocations - SNPTx Flit Buffer Cycles not EmptyUNC_Q_VNA_CREDIT_RETURN_OCCUPANCYVNA Credits Pending Return - OccupancyNumber of non-coherent bypass flitsNumber of non-coherent data flitsNumber of bypass non-data flitsNumber of non-coherent standard (NCS) flitsNumber of flits received over Non-data response (NDR) channelNumber of flits received on the Non-data response (NDR) channel)Number of flits over QPI on the Data Response (DRS) channelNumber of data flits over QPI on the Data Response (DRS) channelNumber of protocol flits over QPI on the Data Response (DRS) channelNumber of flits over QPI on the home channelNumber of non-request flits over QPI on the home channelNumber of data requests over QPI on the home channelNumber of snoop requests flits over QPINumber of flits over QPI that do not hold protocol payloadNumber of non-NULL non-data flits over QPINumber of times VN0 consumed for DRS message classNumber of times VN0 consumed for HOM message classNumber of times VN0 consumed for NCB message classNumber of times VN0 consumed for NCS message classNumber of times VN0 consumed for NDR message classNumber of times VN0 consumed for SNP message classNumber of spawn failures due to lack of Egress creditsNumber of spawn failures due to lack of Egress credit and route-back table (RBT) bit was not setNumber of spawn failures because route-back table (RBT) specified that the transaction should not trigger a direct2core transactionsnbep_unc_qpi1uncore_qpi_1snbep_unc_qpi0uncore_qpi_0UNC_Q_CLOCKTICKSNumber of qfclksUNC_Q_CTO_COUNTCount of CTO EventsUNC_Q_DIRECT2COREDirect 2 Core SpawningUNC_Q_L1_POWER_CYCLESCycles in L1UNC_Q_RXL0P_POWER_CYCLESCycles in L0pUNC_Q_RXL0_POWER_CYCLESCycles in L0UNC_Q_RXL_BYPASSEDRx Flit Buffer BypassedVN0 Credit ConsumedVNA Credit ConsumedUNC_Q_RXL_CYCLES_NERxQ Cycles Not EmptyUNC_Q_RXL_FLITS_G0Flits Received - Group 0UNC_Q_RXL_FLITS_G1Flits Received - Group 1UNC_Q_RXL_FLITS_G2Flits Received - Group 2UNC_Q_RXL_INSERTSRx Flit Buffer AllocationsUNC_Q_RXL_INSERTS_DRSUNC_Q_RXL_INSERTS_HOMUNC_Q_RXL_INSERTS_NCBUNC_Q_RXL_INSERTS_NCSUNC_Q_RXL_INSERTS_NDRUNC_Q_RXL_INSERTS_SNPUNC_Q_RXL_OCCUPANCYRxQ Occupancy - All PacketsUNC_Q_RXL_OCCUPANCY_DRSRxQ Occupancy - DRSUNC_Q_RXL_OCCUPANCY_HOMRxQ Occupancy - HOMUNC_Q_RXL_OCCUPANCY_NCBRxQ Occupancy - NCBUNC_Q_RXL_OCCUPANCY_NCSRxQ Occupancy - NCSUNC_Q_RXL_OCCUPANCY_NDRRxQ Occupancy - NDRUNC_Q_RXL_OCCUPANCY_SNPRxQ Occupancy - SNPUNC_Q_TXL0P_POWER_CYCLESUNC_Q_TXL0_POWER_CYCLESUNC_Q_TXL_BYPASSEDTx Flit Buffer BypassedUNC_Q_TXL_CYCLES_NEUNC_Q_TXL_FLITS_G0Flits Transferred - Group 0UNC_Q_TXL_FLITS_G1Flits Transferred - Group 1UNC_Q_TXL_FLITS_G2Flits Transferred - Group 2UNC_Q_TXL_INSERTSTx Flit Buffer AllocationsUNC_Q_TXL_OCCUPANCYTx Flit Buffer OccupancyUNC_Q_VNA_CREDIT_RETURNSVNA Credits ReturnedNCB_DATANCB_NONDATANDR_ADNDR_AKDRS_DATADRS_NONDATAHOM_NONREQHOM_REQNumber of data flits over QPIFAILURE_CREDITSFAILURE_CREDITS_RBTFAILURE_RBTNumber of spawn successesIntel Sandy Bridge-EP U-Box uncoresnbep_unc_ubouncore_uboxUNC_U_EVENT_MSGVLW ReceivedUNC_U_LOCK_CYCLESIDI Lock/SplitLock CyclesDOORBELL_RCVDINT_PRIOIPI_RCVDMSI_RCVDVLW_RCVDIntel Sandy Bridge-EP R2PCIe uncoreCounter-clockwise and even ring polarityCounter-clockwise and odd ring polarityCounter-clockwise with any polarityany direction and any polaritysnbep_unc_r2pcieuncore_r2pcieUNC_R2_CLOCKTICKSNumber of uclks in domainUNC_R2_RING_AD_USEDR2 AD Ring in UseUNC_R2_RING_AK_USEDR2 AK Ring in UseUNC_R2_RING_BL_USEDR2 BL Ring in UseUNC_R2_RING_IV_USEDR2 IV Ring in UseUNC_R2_RXR_AK_BOUNCESAK Ingress BouncedUNC_R2_RXR_CYCLES_NEUNC_R2_TXR_CYCLES_FULLEgress Cycles FullUNC_R2_TXR_CYCLES_NEEgress Cycles Not EmptyUNC_R2_TXR_INSERTSAD Egress queueAK Egress queueBL Egress queueDRS Ingress queueNCB Ingress queueNCS Ingress queueCCW_EVENCCW_ODDClockwise with any polarityCCW_ANYIntel Sandy Bridge-EP R3QPI1 uncoreIntel Sandy Bridge-EP R3QPI0 uncoreVN0 Credit Acquisition Failed on DRSCycles with no VNA credits availableCycles with 1 or more VNA credits in useCounter-Clockwise and even ring polarityCounter-Clockwise and odd ring polaritysnbep_unc_r3qpi1uncore_r3qpi_1snbep_unc_r3qpi0uncore_r3qpi_0UNC_R3_CLOCKTICKSUNC_R3_IIO_CREDITS_ACQUIREDto IIO BL Credit AcquiredUNC_R3_IIO_CREDITS_REJECTto IIO BL Credit RejectedUNC_R3_IIO_CREDITS_USEDto IIO BL Credit In UseUNC_R3_RING_AD_USEDR3 AD Ring in UseUNC_R3_RING_AK_USEDR3 AK Ring in UseUNC_R3_RING_BL_USEDR3 BL Ring in UseUNC_R3_RING_IV_USEDR3 IV Ring in UseUNC_R3_RXR_BYPASSEDIngress BypassedUNC_R3_RXR_CYCLES_NEUNC_R3_RXR_INSERTSUNC_R3_RXR_OCCUPANCYIngress Occupancy AccumulatorUNC_R3_TXR_CYCLES_FULLEgress cycles fullUNC_R3_TXR_INSERTSUNC_R3_TXR_NACKEgress NackUNC_R3_VN0_CREDITS_REJECTUNC_R3_VN0_CREDITS_USEDVN0 Credit UsedUNC_R3_VNA_CREDITS_ACQUIREDVNA credit AcquisitionsUNC_R3_VNA_CREDITS_REJECTVNA Credit RejectUNC_R3_VNA_CREDIT_CYCLES_OUTUNC_R3_VNA_CREDIT_CYCLES_USEDFilter DRS message classFilter HOM message classFilter NCB message classFilter NCS message classFilter NDR message classFilter SNP message classHOM Ingress queueNDR Ingress queueSNP Ingress queueAny polarity[UNC_CBOX_FILTER0=0x%lx tid=%d core=0x%x state=0x%x]
[UNC_CBOX_FILTER1=0x%lx nid=%d opc=0x%x nc=0x%x isoc=0x%x]
Intel Ivy Bridge-EP C-Box 14 uncoreIntel Ivy Bridge-EP C-Box 13 uncoreIntel Ivy Bridge-EP C-Box 12 uncoreIntel Ivy Bridge-EP C-Box 11 uncoreIntel Ivy Bridge-EP C-Box 10 uncoreIntel Ivy Bridge-EP C-Box 9 uncoreIntel Ivy Bridge-EP C-Box 8 uncoreIntel Ivy Bridge-EP C-Box 7 uncoreIntel Ivy Bridge-EP C-Box 6 uncoreIntel Ivy Bridge-EP C-Box 5 uncoreIntel Ivy Bridge-EP C-Box 4 uncoreIntel Ivy Bridge-EP C-Box 3 uncoreIntel Ivy Bridge-EP C-Box 2 uncoreIntel Ivy Bridge-EP C-Box 1 uncoreIntel Ivy Bridge-EP C-Box 0 uncoreAcknowledgement ring in use. Counts number of cycles ring is being used at this ring stopCounts the number of times when a SNoop hit in FSE states and triggered a silent eviction. This is useful because this information is lost in the PRE encodingsCounts the number of times a USWC write (WCIL(F)) transaction hits in the LLC in M state, triggering a WBMTOI followed by the USWC write. This occurs when there is WC aliasingCounts the number of times that an RFO hits in S state. This is useful for determining if it might be good for a workload to use RSPIWB instead of RSPSWBCounts the number of ring transactions from Cachebo ton IV ringNumber of write transactions in the TOR. Does not include RFO, but actual operations that contain data being sent from the coreNumber of opcode-matched transactions in the TOR that are satisfied by locally homed memoryNumber of miss opcode-matched transactions in the TOR that are satisfied by locally homed memoryNumber of transactions in the TOR that are satisfied by locally homed memoryNumber of miss transactions in the TOR that are satisfied by locally homed memoryNumber of NID-matched write transactions in the TOR (must provide a nf=X modifier)Number of opcode-matched transactions in the TOR that are satisfied by remote caches or memoryNumber of miss opcode-matched transactions in the TOR that are satisfied by remote caches or memoryNumber of transactions in the TOR that are satisfied by remote caches or memoryNumber of miss transactions inserted into the TOR that are satisfied by remote caches or memoryNumber of transactions inserted in TORNumber of opcode-matched transactions inserted into the TOR that are satisfied by locally homed memoryNumber of miss opcode-matched transactions inserted into the TOR that are satisfied by locally homed memoryNumber of transactions inserted into the TOR that are satisfied by locally homed memoryNumber of miss transactions inserted into the TOR that are satisfied by locally homed memoryNumber of opcode-matched transactions inserted into the TOR that are satisfied by remote caches or memoryNumber of miss opcode-matched transactions inserted into the TOR that are satisfied by remote caches or memoryNumber of transactions inserted into the TOR that are satisfied by remote caches or memoryIRQ is blocking the ingress queue and causing starvationUp and Even ring polarity filter on virtual ring 0Up and odd ring polarity filter on virtual ring 0Down and even ring polarity filter on virtual ring 0Down and odd ring polarity filter on virtual ring 0Up and Even ring polarity filter on virtual ring 1Up and odd ring polarity filter on virtual ring 1Down and even ring polarity filter on virtual ring 1Down and odd ring polarity filter on virtual ring 1ivbep_unc_cbo14uncore_cbox_14ivbep_unc_cbo13uncore_cbox_13ivbep_unc_cbo12uncore_cbox_12ivbep_unc_cbo11uncore_cbox_11ivbep_unc_cbo10uncore_cbox_10ivbep_unc_cbo9uncore_cbox_9ivbep_unc_cbo8uncore_cbox_8ivbep_unc_cbo7ivbep_unc_cbo6ivbep_unc_cbo5ivbep_unc_cbo4ivbep_unc_cbo3ivbep_unc_cbo2ivbep_unc_cbo1ivbep_unc_cbo0Cache lookupsonto AD ringOnto AK ringOnto BL ringMISS_LOCAL_OPCODEMISS_REMOTE_OPCODEWB_CREDITSNo WB creditsNo IIO CreditsFilter on any up polarityFilter on any down polarityAD_IRQAcknowledgments to coreData responses to coreUP_VR0_EVENUP_VR0_ODDDOWN_VR0_EVENDOWN_VR0_ODDUP_VR1_EVENUP_VR1_ODDDOWN_VR1_EVENDOWN_VR1_ODDUp on any virtual ringDown any virtual ringIntel Ivy Bridge-EP HA 1 uncoreIntel Ivy Bridge-EP HA 0 uncoreHA to IMC Full Line Writes IssuedHA to IMC normal priority reads issuedOutbound Ring Transactions on AKBackup Tracker cycles not emptyAD QPI Link 2 credit accumulatorBL QPI Link 2 credit accumulatorDirectory latency optimization data return path takenSnoop responses received localNumber of outbound NDR (non-data response) transactions send on the AK ring. AK NDR is used for messages to the local socketNumber of outbound CDR transactions send on the AK ring to CBONumber of outbound CDR transactions send on the AK ring to QPIFilters for snoop responses of RspI. RspI is returned when the remote cache does not have the data or when the remote cache silently evicts data (e.g. RFO hit non-modified line)Filters for snoop responses of RspS. RspS is returned when the remote cache has the data but is not forwarding it. It is a way to let the requesting socket know that it cannot allocate the data in E-stateFilters for snoop responses of RspIFwd. RspIFwd is returned when the remote cache agent forwards data and the requesting agent is able to acquire the data in E or M state. This is commonly returned with RFO transacations. It can be either HitM or HitFEFilters for snoop responses of RspSFwd. RspSFwd is returned when the remote cache agent forwards data  but holds on to its current copy. This is common for data and code reads that hit in a remote socket in E or F stateFilters for snoop responses of RspIWB or RspSWB. This is returned when a non-RFO requests hits in M-state. Data and code reads can return either RspIWB or RspSWB depending on how the system has been configured. InvItoE transactions will also return RspIWB because they must acquire ownershipFilters for snoop responses of RspxFwdxWB. This snoop response is only used in 4s systems. It is used when a snoop HITM in a remote caching agent and it directly forwards data to a requester and simultaneously returns data to the home to be written back to memoryFilters for snoop responses of RspConflict. This is returned when a snoop finds an existing outstanding transaction in a remote caching agent when it CMAs that caching agent. This triggers the conflict resolution hardware. This covers both RspConflct and RspCnflctWBIFilters all other snoop responsesCounter-clockwise and even ring polarity on virtual ring 0Counter-clockwise and odd ring polarity on virtual ring 0Counter-clockwise and even ring polarity on virtual ring 1Counter-clockwise and odd ring polarity on virtual ring 1Clockwise and even ring polarity on virtual ring 1Clockwise and odd ring polarity on virtual ring 1Clockwise with any polarity on either virtual ringsCounter-clockwise with any polarity on either virtual ringsCounts incoming read requests coming from local socket. Good proxy for LLC read misses, incl. RFOs from the local socketCounts incoming read requests coming from remote socket. Good proxy for LLC read misses, incl. RFOs from the remote socketCounts incoming writes from local socketCounts incoming writes from remote socketCounts InvItoE coming from local socketCounts InvItoE coming from remote socketCount every last conflictor in conflict chain. Can be used to compute average conflict chain lengthCount the number of cmp_fwd. This gives the number of late conflictsivbep_unc_ha1uncore_ha_1ivbep_unc_ha0uncore_ha_0UNC_H_IMC_READSIMC RPQ Credits EmptyHA Requests to a TAD RegionUNC_H_TXR_AKHA IMC CHN0 WPQ Credits EmptyUNC_H_BT_BYPASSBackup Tracker bypassUNC_H_BYPASS_IMCHA to IMC bypassUNC_H_BT_CYCLES_NEUNC_H_BT_OCCUPANCYBackup Tracker insertsUNC_H_IGR_AD_QPI2UNC_H_IGR_BL_QPI2UNC_H_IODC_INSERTSIODC insertsUNC_H_IODC_CONFLICTSIODC conflictsUNC_H_IODC_OLEN_WBMTOIIODC zero length writesUNC_H_OSBOSB snoop broadcastUNC_H_OSB_EDROSB early data returnUNC_H_RING_AD_USEDAD ring in useUNC_H_RING_AK_USEDAK ring in useUNC_H_RING_BL_USEDBL ring in useUNC_H_DIRECTORY_LAT_OPTUNC_H_SNP_RESP_RECV_LOCALUNC_H_TXR_BL_OCCUPANCYBL Egress occupancyUNC_H_SNOOP_RESPSnoop responses receivedAny conflictLASTLast conflictCRD_CBOCRD_QPIRSPIRSPSRSPIFWDRSPSFWDRSP_WBRSP_FWD_WBRSPCNFLCTCCW_VR0_EVENCCW_VR0_ODDCCW_VR1_EVENCCW_VR1_ODDAll data returnsREADS_LOCAL_IReads to local IREADS_REMOTE_IReads to remote IREADS_LOCAL_SReads to local SREADS_REMOTE_SReads to remote SREADS_LOCALLocal readsINVITOE_LOCALLocal InvItoELocalREADS_REMOTEReads remoteWRITES_LOCALWrites localWRITES_REMOTEWrites remoteINVITOE_REMOTENORMALNormal priorityBypass takenBypass not takenSNooop neededCMP_FWDSACKCNFLTSCount the number AcknfltsIntel Iyy Bridge-EP IMC7 uncoreIntel Iyy Bridge-EP IMC6 uncoreIntel Iyy Bridge-EP IMC5 uncoreIntel Iyy Bridge-EP IMC4 uncoreIntel Iyy Bridge-EP IMC3 uncoreIntel Iyy Bridge-EP IMC2 uncoreIntel Iyy Bridge-EP IMC1 uncoreIntel Iyy Bridge-EP IMC0 uncoreIMC Uncore clockticks (fixed counter)IMC Uncore clockticks (generic counters)VMSE MXB write buffer occupancyTransitions from WMM to RMM because of low thresholdNot getting the requested major modeTransition from WMM to RMM because of starve counterRead CAS issued with low priorityRead CAS issued with medium priorityRead CAS issued with high priorityRead CAS issued with panic non isoch priority (starved)ACT command issued by 2 cycle bypassCAS command issued by 2 cycle bypassPRE command issued by 2 cycle bypassCounts Number of opportunistic DRAM read CAS commands issued on this channelCounts number of DRAM read CAS commands issued on this channel while in Write-Major modeivbep_unc_imc7uncore_imc_7ivbep_unc_imc6uncore_imc_6ivbep_unc_imc5uncore_imc_5ivbep_unc_imc4uncore_imc_4ivbep_unc_imc3ivbep_unc_imc2ivbep_unc_imc1ivbep_unc_imc0UNC_M_DCLOCKTICKSUNC_M_BYP_CMDSBypass command eventUNC_M_RD_CAS_PRIORead CAS priorityUNC_M_RD_CAS_RANK0Read CAS access to Rank 0UNC_M_RD_CAS_RANK1Read CAS access to Rank 1UNC_M_RD_CAS_RANK2Read CAS access to Rank 2UNC_M_RD_CAS_RANK3Read CAS access to Rank 3UNC_M_RD_CAS_RANK4Read CAS access to Rank 4UNC_M_RD_CAS_RANK5Read CAS access to Rank 5UNC_M_RD_CAS_RANK6Read CAS access to Rank 6UNC_M_RD_CAS_RANK7Read CAS access to Rank 7UNC_M_VMSE_MXB_WR_OCCUPANCYUNC_M_VMSE_WR_PUSHVMSE WR push issuedUNC_M_WMM_TO_RMMUNC_M_WRONG_MMUNC_M_WR_CAS_RANK0Write CAS access to Rank 0UNC_M_WR_CAS_RANK1Write CAS access to Rank 1UNC_M_WR_CAS_RANK2Write CAS access to Rank 2UNC_M_WR_CAS_RANK3Write CAS access to Rank 3UNC_M_WR_CAS_RANK4Write CAS access to Rank 4UNC_M_WR_CAS_RANK5Write CAS access to Rank 5UNC_M_WR_CAS_RANK6Write CAS access to Rank 6UNC_M_WR_CAS_RANK7Write CAS access to Rank 7LOW_THRESSTARVEVMSE_RETRYVMSE write push issued in WMMVMSE write push issued in RMMBANK0BANK1BANK2BANK3BANK4BANK5BANK6BANK7ACTActivate due to readActivate due to writeBYPActivate due to bypassPrecharge due to readPrecharge due to writePrecharge due to bypassRD_RMMRD_WMM[UNC_PCU=0x%lx event=0x%x sel_ext=%d occ_sel=0x%x en=%d edge=%d thres=%d occ_inv=%d occ_edge=%d] %s
Intel Ivy Bridge-EP PCU uncoreCore 0 C State Transition CyclesCore 1 C State Transition CyclesCore 2 C State Transition CyclesCore 3 C State Transition CyclesCore 4 C State Transition CyclesCore 5 C State Transition CyclesCore 6 C State Transition CyclesCore 7 C State Transition CyclesCore 8 C State Transition CyclesCore 9 C State Transition CyclesUNC_P_CORE10_TRANSITION_CYCLESCore 10 C State Transition CyclesUNC_P_CORE11_TRANSITION_CYCLESCore 11 C State Transition CyclesUNC_P_CORE12_TRANSITION_CYCLESCore 12 C State Transition CyclesUNC_P_CORE13_TRANSITION_CYCLESCore 13 C State Transition CyclesUNC_P_CORE14_TRANSITION_CYCLESCore 14 C State Transition CyclesUNC_P_DELAYED_C_STATE_ABORT_CORE0UNC_P_DELAYED_C_STATE_ABORT_CORE1UNC_P_DELAYED_C_STATE_ABORT_CORE2UNC_P_DELAYED_C_STATE_ABORT_CORE3UNC_P_DELAYED_C_STATE_ABORT_CORE4UNC_P_DELAYED_C_STATE_ABORT_CORE5UNC_P_DELAYED_C_STATE_ABORT_CORE6UNC_P_DELAYED_C_STATE_ABORT_CORE7UNC_P_DELAYED_C_STATE_ABORT_CORE8UNC_P_DELAYED_C_STATE_ABORT_CORE9UNC_P_DELAYED_C_STATE_ABORT_CORE10Deep C state rejection Core 10UNC_P_DELAYED_C_STATE_ABORT_CORE11Deep C state rejection Core 11UNC_P_DELAYED_C_STATE_ABORT_CORE12Deep C state rejection Core 12UNC_P_DELAYED_C_STATE_ABORT_CORE13Deep C state rejection Core 13UNC_P_DELAYED_C_STATE_ABORT_CORE14Deep C state rejection Core 14Package C state exit latency. Counts cycles the package is transitioning from C2 to C3ivbep_unc_pcuUNC_P_CORE8_TRANSITION_CYCLESUNC_P_CORE9_TRANSITION_CYCLESDeep C state rejection Core 0Deep C state rejection Core 1Deep C state rejection Core 2Deep C state rejection Core 3Deep C state rejection Core 4Deep C state rejection Core 5Deep C state rejection Core 6Deep C state rejection Core 7Deep C state rejection Core 8Deep C state rejection Core 9Core 0 C State DemotionsCore 1 C State DemotionsCore 2 C State DemotionsCore 3 C State DemotionsCore 4 C State DemotionsCore 5 C State DemotionsCore 6 C State DemotionsCore 7 C State DemotionsUNC_P_DEMOTIONS_CORE8Core 8 C State DemotionsUNC_P_DEMOTIONS_CORE9Core 9 C State DemotionsUNC_P_DEMOTIONS_CORE10Core 10 C State DemotionsUNC_P_DEMOTIONS_CORE11Core 11 C State DemotionsUNC_P_DEMOTIONS_CORE12Core 12 C State DemotionsUNC_P_DEMOTIONS_CORE13Core 13 C State DemotionsUNC_P_DEMOTIONS_CORE14Core 14 C State DemotionsUNC_P_PKG_C_EXIT_LATENCYIntel Ivy Bridge-EP QPI2 uncoreIntel Ivy Bridge-EP QPI1 uncoreIntel Ivy Bridge-EP QPI0 uncoreUNC_Q_RXL_CREDITS_CONSUMED_VN1UNC_Q_TXR_AD_HOM_CREDIT_ACQUIREDR3QPI Egress credit occupancy AD HOMUNC_Q_TXR_AD_HOM_CREDIT_OCCUPANCYUNC_Q_TXR_AD_NDR_CREDIT_ACQUIREDR3QPI Egress credit occupancy AD NDRUNC_Q_TXR_AD_NDR_CREDIT_OCCUPANCYUNC_Q_TXR_AD_SNP_CREDIT_ACQUIREDR3QPI Egress credit occupancy AD SNPUNC_Q_TXR_AD_SNP_CREDIT_OCCUPANCYUNC_Q_TXR_AK_NDR_CREDIT_ACQUIREDR3QPI Egress credit occupancy AK NDRUNC_Q_TXR_AK_NDR_CREDIT_OCCUPANCYUNC_Q_TXR_BL_DRS_CREDIT_ACQUIREDR3QPI Egress credit occupancy BL DRSUNC_Q_TXR_BL_DRS_CREDIT_OCCUPANCYUNC_Q_TXR_BL_NCB_CREDIT_ACQUIREDR3QPI Egress credit occupancy BL NCBUNC_Q_TXR_BL_NCB_CREDIT_OCCUPANCYUNC_Q_TXR_BL_NCS_CREDIT_ACQUIREDR3QPI Egress credit occupancy BL NCSUNC_Q_TXR_BL_NCS_CREDIT_OCCUPANCYNumber of times VN1 consumed for DRS message classNumber of times VN1 consumed for HOM message classNumber of times VN1 consumed for NCB message classNumber of times VN1 consumed for NCS message classNumber of times VN1 consumed for NDR message classNumber of times VN1 consumed for SNP message classNumber of spawn failures due to RBT tag not matching although the valid bit was set and there was enough Egress creditsNumber of spawn failures due to RBT tag not matching and they were not enough Egress credits. The valid bit was setNumber of spawn failures due to RBT tag not matching, the valid bit was not set but there were enough Egress creditsNumber of spawn failures due to RBT tag not matching, the valid bit was not set and there were not enough Egress creditsivbep_unc_qpi2uncore_qpi_2ivbep_unc_qpi1ivbep_unc_qpi0VN1 Credit Consumedfor VN0for VN1VN_SHRfor shared VNFAILURE_RBT_HITSUCCESS_RBT_HITFAILURE_MISSFAILURE_CREDITS_MISSFAILURE_RBT_MISSFAILURE_CREDITS_RBT_MISSIntel Ivy Bridge-EP U-Box uncoreNumber of cycles asserted to ACKNumber of cycles ACK to deassertivbep_unc_uboUNC_U_PHOLD_CYCLESCycles PHOLD asserts to AckUNC_U_RACU_REQUESTSRACU requestsASSERT_TO_ACKACK_TO_DEASSERTIntel Ivy Bridge-EP R2PCIe uncoreany direction and any polarity on any virtual ringivbep_unc_r2pcieUNC_R2_RXR_OCCUPANCYIngress occupancy accumulatorUNC_R2_RXR_INSERTSIngress insertsUNC_R2_TXR_NACK_CCWEgress counter-clockwise BACKUNC_R2_TXR_NACK_CWEgress clockwise BACKClockwiseCounter-clockwiseIntel Ivy Bridge-EP R3QPI2 uncoreIntel Ivy Bridge-EP R3QPI1 uncoreIntel Ivy Bridge-EP R3QPI0 uncoreAD counter-clockwise Egress queueBL counter-clockwise Egress queueCounter-Clockwise and even ring polarity on virtual ring 0Counter-Clockwise and odd ring polarity on virtual ring 0ivbep_unc_r3qpi2uncore_r3qpi_2ivbep_unc_r3qpi1ivbep_unc_r3qpi0UNC_R3_RXR_AD_BYPASSEDVN0 Credit Acquisition FailedUNC_R3_C_HI_AD_CREDITS_EMPTYCbox AD credits emptyUNC_R3_C_LO_AD_CREDITS_EMPTYUNC_R3_HA_R2_BL_CREDITS_EMPTYHA/R2 AD credits  emptyUNC_R3_QPI0_AD_CREDITS_EMPTYQPI0 AD credits emptyUNC_R3_QPI0_BL_CREDITS_EMPTYQPI0 BL credits emptyUNC_R3_QPI1_AD_CREDITS_EMPTYQPI1 AD credits emptyUNC_R3_QPI1_BL_CREDITS_EMPTYQPI1 BL credits emptyUNC_R3_TXR_CYCLES_NEEgress cycles not emptyUNC_R3_TXR_NACK_CCWEgress NACK counter-clockwiseUNC_R3_TXR_NACK_CWUNC_R3_VN1_CREDITS_REJECTVN1 Credit Acquisition FailedUNC_R3_VN1_CREDITS_USEDFor AD ringFor BL ringAD clockwise Egress queueBL clockwise Egress queueVN0_HOMVN0 HOM messagesVN0_SNPVN0 SNP messagesVN0_NDRVN0 NDR messagesVN1_HOMVN1 HOM messagesVN1_SNPVN1 SNP messagesVN1_NDRVN1 NDR messagesHA0HA1R2_NCBR2 NCB messagesR2_NCSR2 NCS messagesCBO0CBox 0CBO1CBox 1CBO2CBox 2CBO3CBox 3CBO4CBox 4CBO5CBox 5CBO6CBox 6CBO7CBox 7CBO8CBox 8CBO9CBox 9CBO10CBox 10CBO11CBox 11CBO12CBox 12CBO13CBox 13CBO14CBox 14 & 16[UNC_IRP=0x%lx event=0x%x umask=0x%x en=%d edge=%d thres=%d] %s
Intel Ivy Bridge-EP IRP uncoreUNC_I_CACHE_ACK_PENDING_OCCUPANCYOutstanding write ownership occupancyUNC_I_TXR_AD_STALL_CREDIT_CYCLESUNC_I_TXR_BL_STALL_CREDIT_CYCLESOutbound request queue occupancyUNC_I_WRITE_ORDERING_STALL_CYCLESNumber of read requests (not including read prefetches)Number of write requests. Each write should have a prefetch, so there is no need to explicitly track these requestsNumber of request that lost ownership as a result of a tickleNumber of cases when a tickle was received but the request was at the head of the queue in the switch. In this case data is returned rather than releasing ownershipTrack all requests from any source portNumber of time when it is not possible to merge two conflicting requests, a stall event occursNumber of times when two requests to the same address from the same source are received back to back, it is possible to merge themivbep_unc_irpuncore_irpUNC_I_CLOCKTICKSUNC_I_ADDRESS_MATCHAddress match conflict countWrite ACK pending occupancyUNC_I_CACHE_OWN_OCCUPANCYUNC_I_CACHE_READ_OCCUPANCYOutstanding read occupancyUNC_I_CACHE_TOTAL_OCCUPANCYTotal write cache occupancyUNC_I_CACHE_WRITE_OCCUPANCYOutstanding write occupancyUNC_I_RXR_AK_CYCLES_FULLUNC_I_RXR_AK_INSERTSUNC_I_RXR_AK_OCCUPANCYUNC_I_RXR_BL_DRS_CYCLES_FULLUNC_I_RXR_BL_DRS_INSERTSBL Ingress occupancy DRSUNC_I_RXR_BL_DRS_OCCUPANCYUNC_I_RXR_BL_NCB_CYCLES_FULLUNC_I_RXR_BL_NCB_INSERTSBL Ingress occupancy NCBUNC_I_RXR_BL_NCB_OCCUPANCYUNC_I_RXR_BL_NCS_CYCLES_FULLUNC_I_RXR_BL_NCS_INSERTSBL Ingress Occupancy NCSUNC_I_RXR_BL_NCS_OCCUPANCYUNC_I_TICKLESTickle countUNC_I_TRANSACTIONSInbound transaction countNo AD Egress credit stallsNo BL Egress credit stallsUNC_I_TXR_DATA_INSERTS_NCBOutbound read requestsUNC_I_TXR_DATA_INSERTS_NCSUNC_I_TXR_REQUEST_OCCUPANCYWrite ordering stallsRD_PREFETCHESNumber of read prefetchesLOST_OWNERSHIPTOP_OF_QUEUEAny sourceMERGE_COUNTIntel Haswell-EP C-Box 17 uncoreIntel Haswell-EP C-Box 16 uncoreIntel Haswell-EP C-Box 15 uncoreIntel Haswell-EP C-Box 14 uncoreIntel Haswell-EP C-Box 13 uncoreIntel Haswell-EP C-Box 12 uncoreIntel Haswell-EP C-Box 11 uncoreIntel Haswell-EP C-Box 10 uncoreIntel Haswell-EP C-Box 9 uncoreIntel Haswell-EP C-Box 8 uncoreIntel Haswell-EP C-Box 7 uncoreIntel Haswell-EP C-Box 6 uncoreIntel Haswell-EP C-Box 5 uncoreIntel Haswell-EP C-Box 4 uncoreIntel Haswell-EP C-Box 3 uncoreIntel Haswell-EP C-Box 2 uncoreIntel Haswell-EP C-Box 1 uncoreIntel Haswell-EP C-Box 0 uncoreNumber of cycles in which the local distress or incoming distress signals are asserted (FaST). Incoming distress includes both up and downCounts the number of clean victims with raw CV=0 (core valid)Counts the number of Demand Data Read requests hitting non-modified state lines with raw CV=0 (core valid)Write Invalidate Line (Partial) (combine with any OPCODE umask)PCIe write (partial, non-allocating) - partial line MMIO write transactions from IIO (P2P). Not used for coherent transacions. Uncacheable. (combine with any OPCODE umask)PCIe write (full, non-allocating) - full line MMIO write transactions from IIO (P2P). Not used for coherent transacions. Uncacheable. (combine with any OPCODE umask)Request invalidate line. Request exclusive ownership of the line  (combine with any OPCODE umask)Count number of time that a request from the ISMQ was retried because it lacked credits to send an AD packet to SBOCount number of time that a request from the ISMQ was retried because it lacked credits to send an BL packet to SBOCount number of times that a request from the ISMQ was retried filtered by the target NodeIdCount number of time that a request from the IRQ was retried because it lacked credits to send an AD packet to SBOCount number of time that a request from the IRQ was retried because it lacked credits to send an BL packet to SBOCount number of times that a request from the IRQ was retried filtered by the target NodeIdCount number of time that a request from the IPQ was retried because it lacked credits to send an AD packet to SBOCount number of times that a request from the IPQ was retried filtered by the target NodeIdup or down ring polarity filterCacheline is modified but never written, was forwarded in modified statehswep_unc_cbo17uncore_cbox_17hswep_unc_cbo16uncore_cbox_16hswep_unc_cbo15uncore_cbox_15hswep_unc_cbo14hswep_unc_cbo13hswep_unc_cbo12hswep_unc_cbo11hswep_unc_cbo10hswep_unc_cbo9hswep_unc_cbo8hswep_unc_cbo7hswep_unc_cbo6hswep_unc_cbo5hswep_unc_cbo4hswep_unc_cbo3hswep_unc_cbo2hswep_unc_cbo1hswep_unc_cbo0UNC_C_FAST_ASSERTEDUNC_C_BOUNCE_CONTROLBounce controlUNC_C_RXR_IPQ_RETRY2UNC_C_RXR_IRQ_RETRY2UNC_C_RXR_ISMQ_RETRY2UNC_C_SBO_CREDITS_ACQUIREDSBO credits acquiredUNC_C_SBO_CREDITS_OCCUPANCYSBO credits occupancyfor AD ringfor BL ringCVZERO_PREFETCH_VICTIMCVZERO_PREFETCH_MISSOPC_WILOPC_PCIWILOPC_PCIWIFAD_SBOBL_SBOPRQ_REJECTEDPRQ rejectedUp ring polarity filterDown ring polarity filterLines in F stateSTATE_DDebug cacheline stateSTATE_MPSTATE_MESIFDNumber of PV bits set on HitMe cache hitsNumber of accesses to HitMe cacheNumber of reads when the snoops was on the critical path to the data returnNumber of cycles when one or more snoops are outstandingTracker snoops outstanding accumulatorUNC_H_TRACKER_PENDING_OCCUPANCYData pending occupancy accumulatorNumber of hits with opcode RdCode, RdData, RdDataMigratory, RdInvOwn, RdCur or InvToENumber of hits with opcode WbToMtoINumber of hits with opcode AckCnfltWbINumber of hits with opcode WbMtoE or WbMtoSNumber of hits with HOM requestsNumber of hits with opcode RspIFwd, RspIFwdWb for remore requestsNumber of hits with opcode RspIFwd, RspIFwdWb for local requestsNumber of hits with opcode RsSFwd, RspSFwdWbNumber of hits with opcode RspI, RspIWb, RspSWb, RspCnflt, RspCnfltWbINumber of hits for invalidationsNumber of hits for allocationsIntel Haswell-EP HA 1 uncorehswep_unc_ha1Intel Haswell-EP HA 0 uncorehswep_unc_ha0UNC_H_SNOOP_RESP_RECV_LOCALUNC_H_HITME_HITHits in the HitMe cacheUNC_H_HITME_HIT_PV_BITS_SETUNC_H_HITME_LOOKUPUNC_H_SBO0_CREDIT_ACQUIREDSBO0 credits acquiredUNC_H_SBO0_CREDIT_OCCUPANCYSBO0 credits occupancyUNC_H_SBO1_CREDIT_ACQUIREDSBO1 credits acquiredSBO1 credits occupancyUNC_H_SNOOPS_RSP_AFTER_DATAUNC_H_SNOOPS_CYCLES_NEUNC_H_SNOOPS_OCCUPANCYUNC_H_STALL_NO_SBO_CREDITStalls on no SBO creditsUNC_H_TRACKER_CYCLES_NETracker cycles not emptyUNC_H_TRACKER_OCCUPANCYTracker occupancy accumulatorUNC_H_TXR_STARVEDInjection starvationLocal read requestsRemote read requestsLocal write requestsRemote write requestsLocal InvItoE requestsRemote InvItoE requestsSBO0_ADNo credit for SBO0 AD RingSBO1_ADNo credit for SBO1 AD RingSBO0_BLNo credit for SBO0 BL RingSBO1_BLNo credit for SBO1 BL RingCancelled due to D2C or OtherREADS_LOCAL_USEFULLocal reads - usefulREMOTE_USEFULRemote - usefulChanel 3AD to QPI link 2BL to QPI link 2All requestsREAD_OR_INVITOEACKCNFLTWBIWBMTOE_OR_SRSPFWDI_REMOTERSPFWDI_LOCALRSPFWDSINVALSALLOCSIntel Haswell-EP IMC7 uncorehswep_unc_imc7Intel Haswell-EP IMC6 uncorehswep_unc_imc6Intel Haswell-EP IMC5 uncorehswep_unc_imc5Intel Haswell-EP IMC4 uncorehswep_unc_imc4Intel Haswell-EP IMC3 uncorehswep_unc_imc3Intel Haswell-EP IMC2 uncorehswep_unc_imc2Intel Haswell-EP IMC1 uncorehswep_unc_imc1Intel Haswell-EP IMC0 uncorehswep_unc_imc0UNC_M_POWER_PCU_THROTTLINGPCU throttlingStarveVMSE retryBANK8BANK9BANK10BANK11BANK12BANK13BANK14BANK15ALLBANKSBANKG0Bank Group 0 (bank 0-3)BANKG1Bank Group 1 (bank 4-7)BANKG2Bank Group 2 (8-11)BANKG3Bank Group 3 (12-15)HighPanicUNC_P_CORE15_TRANSITION_CYCLESCore 15 C State Transition CyclesUNC_P_CORE16_TRANSITION_CYCLESCore 16 C State Transition CyclesUNC_P_CORE17_TRANSITION_CYCLESCore 17 C State Transition CyclesPackage C State residency - C0UNC_P_PKG_RESIDENCY_C1E_CYCLESPackage C State residency - C1EUNC_P_PKG_RESIDENCY_C2E_CYCLESPackage C State residency - C2EPackage C State residency - C3Package C State residency - C6Package C State residency - C7Intel Haswell-EP PCU uncorehswep_unc_pcuUNC_P_DEMOTIONS_CORE15Core 15 C State DemotionsUNC_P_DEMOTIONS_CORE16Core 16 C State DemotionsUNC_P_DEMOTIONS_CORE17Core 17 C State DemotionsUNC_P_PKG_RESIDENCY_C0_CYCLESUNC_P_PKG_RESIDENCY_C3_CYCLESUNC_P_PKG_RESIDENCY_C6_CYCLESUNC_P_PKG_RESIDENCY_C7_CYCLESIntel Haswell-EP QPI1 uncorehswep_unc_qpi1Intel Haswell-EP QPI0 uncorehswep_unc_qpi0[UNC_UBO=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
Intel Haswell-EP U-Box uncorehswep_unc_ubo[UNC_R2PCIE=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
Intel Haswell-EP R2PCIe uncoreAD counter clockwise Egress queueBL counter clockwise Egress queueAK counter clockwise Egress queueClockwise with any polarity on virtual ringCounter-clockwise with any polarity on virtual ringany direction and any polarity on virtual ringCounter-clockwise and even ring polarity on virtual ringCounter-clockwise and odd ring polarity on virtual ringClockwise and even ring polarity on virtual ringClockwise and odd ring polarity on virtual ringhswep_unc_r2pcieUNC_R2_SBO0_CREDITS_ACQUIREDUNC_R2_STALL_NO_SBO_CREDITStall on No SBo CreditsUNC_R2_IIO_CREDITFor SBO0, AD ringFor SBO1, AD ringFor SBO0, BL ringFor SBO1, BL ringDN_ADDN_BLDN_AKUP_ADUP_BLUP_AKAK clockwise Egress queuePRQ_QPI0PRQ_QPI1ISOCH_QPI0Isochronous QPI0ISOCH_QPI1Isochronous QPI1For ring ADFor ring BL[UNC_R3QPI=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
Intel Haswell-EP R3QPI2 uncoreIntel Haswell-EP R3QPI1 uncoreIntel Haswell-EP R3QPI0 uncoreVN1 Ingress Occupancy Accumulatorhswep_unc_r3qpi2hswep_unc_r3qpi1hswep_unc_r3qpi0UNC_R3_RING_SINK_STARVEDR3 Ring stop starvedUNC_R3_RXR_CYCLES_NE_VN1VN1 Ingress Cycles Not EmptyUNC_R3_RXR_INSERTS_VN1VN1 Ingress AllocationsUNC_R3_RXR_OCCUPANCY_VN1UNC_R3_STALL_NO_SBO_CREDITStall no SBO creditQPI0 AD credits  emptyQPI0 BL credits  emptyUNC_R3_SBO0_CREDITS_ACQUIREDUNC_R3_SBO1_CREDITS_ACQUIREDEgress NACKFor AJ ringCBO14_16CBox 14 and CBox 16CBO15_17CBox 15 and CBox 17Reads (not including prefetches)Track request coming from port designated in IRP OrderingQ filterHit in Exclusive or Shared stateSlow transfer of I-state cachelineSlow transfer of S-state cachelineSlow transfer of e-state cachelineSlow transfer of M-state cachelineCache insert of read transaction as secondaryCache insert of write transaction as secondaryCache insert of atomic transaction as secondaryFastpath trasnfers from primary to secondaryPrefetch ack hints from primary to secondaryIntel Haswell-EP IRP uncorehswep_unc_irpUNC_I_SNOOP_RESPUNC_I_MISC0Miscellaneous eventsUNC_I_COHERENT_OPSCoherent operationsInbound transactionsUNC_I_MISC1Misc eventsRD_PREFRead prefetchesWR_PREFWrite prefetchesATOMICAtomic transactionsOther kinds of transactionsORDERINGQHIT_IHit in Invalid stateHIT_ESHit in Modified stateSNPCODESnoop CodeSNPDATASnoop DataSNPINVSnoop InvalidSLOW_ISLOW_SSLOW_ESLOW_MLOST_FWDLOST forwardsSEC_RCVD_INVLDReceived InvalidSEC_RCVD_VLDReceived ValidDATA_THROTTLEData throttledFAST_REQFastpath requestsFAST_REJFastpath rejects2ND_RD_INSERT2ND_WR_INSERT2ND_ATOMIC_INSERTFAST_XFERPF_ACK_HINTPF_TIMEOUTPrefetch timeoutPCI read currentPCITOMDRITOMPCIDCAHINTCFLUSH[UNC_SBO=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
Intel Haswell-EP S-BOX3 uncoreIntel Haswell-EP S-BOX2 uncoreIntel Haswell-EP S-BOX1 uncoreIntel Haswell-EP S-BOX0 uncorehswep_unc_sbo3uncore_sbox_3hswep_unc_sbo2uncore_sbox_2hswep_unc_sbo1uncore_sbox_1hswep_unc_sbo0uncore_sbox_0UNC_S_CLOCKTICKSS-box Uncore clockticksUNC_S_RING_AD_USEDUNC_S_RING_AK_USEDUNC_S_RING_BL_USEDUNC_S_RING_IV_USEDUNC_S_RING_BOUNCESUNC_S_FAST_ASSERTEDUNC_S_RXR_OCCUPANCYUNC_S_RXR_BYPASSUNC_S_RXR_INSERTSUNC_S_TXR_ADS_USEDUNC_S_TXR_INSERTSUNC_S_TXR_OCCUPANCYAD_CRDAD credisAD_BNCAD bouncesBL_CRDBL creditsBL_BNCBL bouncesIntel BroadwellX C-Box 23 uncoreIntel BroadwellX C-Box 22 uncoreIntel BroadwellX C-Box 21 uncoreIntel BroadwellX C-Box 20 uncoreIntel BroadwellX C-Box 19 uncoreIntel BroadwellX C-Box 18 uncoreIntel BroadwellX C-Box 17 uncoreIntel BroadwellX C-Box 16 uncoreIntel BroadwellX C-Box 15 uncoreIntel BroadwellX C-Box 14 uncoreIntel BroadwellX C-Box 13 uncoreIntel BroadwellX C-Box 12 uncoreIntel BroadwellX C-Box 11 uncoreIntel BroadwellX C-Box 10 uncoreIntel BroadwellX C-Box 9 uncoreIntel BroadwellX C-Box 8 uncoreIntel BroadwellX C-Box 7 uncoreIntel BroadwellX C-Box 6 uncoreIntel BroadwellX C-Box 5 uncoreIntel BroadwellX C-Box 4 uncoreIntel BroadwellX C-Box 3 uncoreIntel BroadwellX C-Box 2 uncoreIntel BroadwellX C-Box 1 uncoreIntel BroadwellX C-Box 0 uncoreSince occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0. The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.Counts the number of cycles either the local distress or incoming distress signals are asserted.  Incoming distress includes both up and dn.Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CBoGlCtrl[22:18] bits correspond to [FMESI] state.Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.Miscellaneous events in the Cbo.Counts the number of cycles that the AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings in BDX -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in BDX -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in BDX -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring in BDX  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.Counts cycles in external starvation.  This occurs when one of the ingress queues is being starved by the other queues.Counts number of allocations per cycle into the specified Ingress queue.Number of times a snoop (probe) request had to retry.  Filters exist to cover some of the common cases retries.Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.Counts number of entries in the specified Ingress queue in each cycle.Number of Sbo credits acquired in a given cycle, per ring.  Each Cbo is assigned an Sbo it can communicate with.Number of Sbo credits in use in a given cycle, per ring.  Each Cbo is assigned an Sbo it can communicate with.Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.  There are a number of subevent filters but only a subset of the subevent combinations are valid.  Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set.  If, for example, one wanted to count DRD Local Misses, one should select MISS_OPC_MATCH and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.  There are a number of subevent filters but only a subset of the subevent combinations are valid.  Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set.  If, for example, one wanted to count DRD Local Misses, one should select MISS_OPC_MATCH and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).Number of allocations into the Cbo Egress.  The Egress is used to queue up requests destined for the ring.Egress Allocations -- AD - CacheboEgress Allocations -- AD - CoreboEgress Allocations -- AK - CacheboEgress Allocations -- AK - CoreboEgress Allocations -- BL - CachenoEgress Allocations -- BL - CoreboEgress Allocations -- IV - CacheboMisses to Local Memory - Opcode MatchedMisses to Remote Memory - Opcode MatchedRemote Memory - Opcode MatchedSBo Credits Occupancy -- For AD RingSBo Credits Occupancy -- For BL RingSBo Credits Acquired -- For AD RingSBo Credits Acquired -- For BL RingIngress Occupancy -- IRQ RejectedIngress Occupancy -- PRQ RejectsISMQ Request Queue Rejects -- No AD Sbo CreditsISMQ Request Queue Rejects -- No BL Sbo CreditsISMQ Request Queue Rejects -- Target Node FilterISMQ Retries -- No Egress CreditsISMQ Retries -- No IIO CreditsISMQ Retries -- No QPI CreditsIngress Request Queue Rejects -- No AD Sbo CreditsIngress Request Queue Rejects -- No BL Sbo CreditsIngress Request Queue Rejects -- Target Node FilterIngress Request Queue Rejects -- Address ConflictIngress Request Queue Rejects -- Any RejectIngress Request Queue Rejects -- No Egress CreditsIngress Request Queue Rejects -- No IIO CreditsIngress Request Queue Rejects -- Ingress Request Queue Rejects -- No QPI CreditsIngress Request Queue Rejects -- No RTIDsProbe Queue Retries -- No AD Sbo CreditsProbe Queue Retries -- Target Node FilterProbe Queue Retries -- Address ConflictProbe Queue Retries -- Any RejectProbe Queue Retries -- No Egress CreditsProbe Queue Retries -- No QPI CreditsIngress Allocations -- IRQ RejectedIngress Arbiter Blocking Cycles -- IRQIngress Arbiter Blocking Cycles -- IPQIngress Arbiter Blocking Cycles -- ISMQ_BIDIngress Arbiter Blocking Cycles -- PRQNumber of LLC responses that bounced on the Ring. -- ADNumber of LLC responses that bounced on the Ring. -- AKNumber of LLC responses that bounced on the Ring. -- BLNumber of LLC responses that bounced on the Ring. -- Snoops of processors cachee.BL Ring in Use -- Down and EvenBL Ring in Use -- Down and OddAK Ring In Use -- Down and EvenAK Ring In Use -- Down and OddAD Ring In Use -- Down and EvenAD Ring In Use -- Down and OddCbo Misc -- DRd hitting non-M with raw CV=0Cbo Misc -- Clean Victim with raw CV=0Cbo Misc -- Silent Snoop EvictionCbo Misc -- Write Combining AliasingLines Victimized -- Victimized Lines that Match NIDCache Lookups -- Data Read RequestCache Lookups -- Lookups that Match NIDCache Lookups -- Any Read RequestCache Lookups -- External Snoop RequestCache Lookups -- Write Requestsbdx_unc_cbo23uncore_cbox_23bdx_unc_cbo22uncore_cbox_22bdx_unc_cbo21uncore_cbox_21bdx_unc_cbo20uncore_cbox_20bdx_unc_cbo19uncore_cbox_19bdx_unc_cbo18uncore_cbox_18bdx_unc_cbo17bdx_unc_cbo16bdx_unc_cbo15bdx_unc_cbo14bdx_unc_cbo13bdx_unc_cbo12bdx_unc_cbo11bdx_unc_cbo10bdx_unc_cbo9bdx_unc_cbo8bdx_unc_cbo7bdx_unc_cbo6bdx_unc_cbo5bdx_unc_cbo4bdx_unc_cbo3bdx_unc_cbo2bdx_unc_cbo1bdx_unc_cbo0Clock ticksUNC_C_SBO_CREDIT_OCCUPANCYOnto AD RingOnto AK RingOnto BL RingLocal Memory - Opcode MatchedMisses to Local MemoryMiss Opcode MatchMisses to Remote MemoryNID MatchedNID Matched EvictionsNID Matched Miss AllNID and Opcode Matched MissNID and Opcode MatchedNID Matched WritebacksIngress Occupancy -- IPQIngress Occupancy -- IRQIRQ_REJPRQ_REJISMQ Retries -- Any RejectISMQ Retries -- ISMQ Retries -- No RTIDsIngress Allocations -- IPQIngress Allocations -- IRQIngress Allocations -- PRQBL Ring in Use -- AnyBL Ring in Use -- DownBL Ring in Use -- UpBL Ring in Use -- Up and EvenBL Ring in Use -- Up and OddAK Ring In Use -- AllAK Ring In Use -- DownAK Ring In Use -- UpAK Ring In Use -- Up and EvenAK Ring In Use -- Up and OddAD Ring In Use -- AllAD Ring In Use -- DownAD Ring In Use -- UpAD Ring In Use -- Up and EvenAD Ring In Use -- Up and OddCbo Misc -- RFO HitSCbo Misc -- Lines in Forward stateLines in S StateLines VictimizedCache Lookups -- Any RequestVirtual Logical Wire (legacy) message were received from uncorePHOLD cycles.  Filter from source CoreID.Number outstanding register requests within message channel trackerCycles PHOLD Assert to Ack. Assert to ACKIntel BroadwellX U-Box uncorebdx_unc_uboIntel BroadwellX S-BOX3 uncoreIntel BroadwellX S-BOX2 uncoreIntel BroadwellX S-BOX1 uncoreIntel BroadwellX S-BOX0 uncoreCounts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.Counts the number of cycles that the AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop.  We really have two rings in BDX -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop. We really have two rings in BDX -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop. We really have two rings in BDX -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop.  There is only 1 IV ring in BDX.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.Number of allocations into the Sbo Ingress  The Ingress is used to queue up requests received from the ring.Occupancy event for the Ingress buffers in the Sbo.  The Ingress is used to queue up requests received from the ring.Number of allocations into the Sbo Egress.  The Egress is used to queue up requests destined for the ring.Occupancy event for the Egress buffers in the Sbo.  The egress is used to queue up requests destined for the ring.Egress Occupancy -- AD - BouncesEgress Occupancy -- AD - CreditsEgress Occupancy -- BL - BouncesEgress Occupancy -- BL - CreditsEgress Allocations -- AD - BouncesEgress Allocations -- AD - CreditsEgress Allocations -- BL - BouncesEgress Allocations -- BL - CreditsIngress Occupancy -- AD - BouncesIngress Occupancy -- AD - CreditsIngress Occupancy -- BL - BouncesIngress Occupancy -- BL - CreditsIngress Allocations -- AD - BouncesIngress Allocations -- AD - CreditsIngress Allocations -- BL - BouncesIngress Allocations -- BL - CreditsNumber of LLC responses that bounced on the Ring. -- Number of LLC responses that bounced on the Ring. -- Acknowledgements to coreNumber of LLC responses that bounced on the Ring. -- Data Responses to corebdx_unc_sbo3bdx_unc_sbo2bdx_unc_sbo1bdx_unc_sbo0UNC_S_BOUNCE_CONTROLBypass the Sbo Ingress.UNC_S_TXR_ORDERINGTBIVSNOOPGO_UPIVSNOOP_DNAK_U2C_UP_EVENAK_U2C_UP_ODDAK_U2C_DN_EVENAK_U2C_DN_ODDEgress Occupancy -- AKEgress Occupancy -- IVEgress Allocations -- AKEgress Allocations -- IVIngress Occupancy -- AKIngress Occupancy -- IVIngress Allocations -- AKIngress Allocations -- IVBypass -- AD - BouncesBypass -- AD - CreditsBypass -- AKBypass -- BL - BouncesBypass -- BL - CreditsBypass -- IVDown and EventDown and OddCycles the Backup Tracker (BT) is not empty. The BT is the actual HOM tracker in IVT.Accumulates the occupancy of te HA BT pool in every cycle. This can be used with the 'not empty' stat to calculate the average queue occupancy or the 'allocations' stat to calculate average queue latency. HA BTs are allocated as son as a request enters the HA and are released after the snoop response and data return and the response is returned to the ringCounts the number of times when the HA was able to bypass was attempted.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filted by when the bypass was taken and when it was not.Counts the number of uclks in the HA.  This will be slightly different than the count in the Ubox because of enable/freeze delays.  The HA is on the other side of the die from the fixed Ubox uclk counter, so the drift could be somewhat larger than in units that are closer like the QPI Agent.Number of Direct2Core messages sentNumber of cycles in which Direct2Core was disabledNumber of Reads where Direct2Core overriddenDirectory Latency Optimization Data Return Path Taken. When directory mode is enabled and the directory retuned for a read is Dir=I, then data can be returned using a faster path if certain conditions are met (credits, free pipeline, etc).Counts the number of transactions that looked up the directory.  Can be filtered by requests that had to snoop and those that did not have to.Counts the number of directory updates that were required.  These result in writes to the memory controller.  This can be filtered by directory sets and directory clears.Counts the number of cycles when the HA does not have credits to send messages to the QPI Agent.  This can be filtered by the different credit pools and the different links.Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.Counts the total number of full line writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.Counts the number of transactions that broadcast snoop due to OSB, but found clean data in memory and was able to do early data returnCounts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).Counts the number of cycles that the AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.Counts the number of cycles that the AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.Counts the number of cycles that the BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.Counts the number of cycles when there are no regular credits available for posting reads from the HA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs RPQ (read pending queue).  This queue is broken into regular credits/buffers that are used by general reads, and special requests such as ISOCH reads.  This count only tracks the regular credits  Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time.  One can filter based on the memory controller channel.  One or more channels can be tracked at a given iven time.Number of Sbo 0 credits acquired in a given cycle, per ring.Number of Sbo 0 credits in use in a given cycle, per ring.Number of Sbo 1 credits acquired in a given cycle, per ring.Number of Sbo 1 credits in use in a given cycle, per ring.Counts the number of reads when the snoop was on the critical path to the data return.Counts cycles when one or more snoops are outstanding.Accumulates the occupancy of either the local HA tracker pool that have snoops pending in every cycle.  This can be used in conjection with the not empty stat to calculate average queue occupancy or the allocations stat in order to calculate average queue latency.  HA trackers are allocated as soon as a request enters the HA if an HT (HomeTracker) entry is available and this occupancy is decremented when all the snoop responses have returned.Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.Number of snoop responses received for a Local requestNumber of cycles Egress is stalled waiting for an Sbo credit to become available.  Per Sbo, per Ring.Counts the number of HA requests to a given TAD region.  There are up to 11 TAD (target address decode) regions in each home agent.  All requests destined for the memory controller must first be decoded to determine which TAD region they are in.  This event is filtered based on the TAD region ID, and covers regions 0 to 7.  This event is useful for understanding how applications are using the memory that is spread across the different memory regions.  It is particularly useful for Monroe systems that use the TAD to enable individual channels to enter self-refresh to save power.Counts the number of HA requests to a given TAD region.  There are up to 11 TAD (target address decode) regions in each home agent.  All requests destined for the memory controller must first be decoded to determine which TAD region they are in.  This event is filtered based on the TAD region ID, and covers regions 8 to 10.  This event is useful for understanding how applications are using the memory that is spread across the different memory regions.  It is particularly useful for Monroe systems that use the TAD to enable individual channels to enter self-refresh to save power.Counts the number of cycles when the local HA tracker pool is completely used.  This can be used with edge detect to identify the number of situations when the pool became fully utilized.  This should not be confused with RTID credit usage -- which must be tracked inside each cbo individually -- but represents the actual tracker buffer structure.  In other words, the system could be starved for RTIDs but not fill up the HA trackers.  HA trackers are allocated as soon as a request enters the HA and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the ring.Counts the number of cycles when the local HA tracker pool is not empty.  This can be used with edge detect to identify the number of situations when the pool became empty.  This should not be confused with RTID credit usage -- which must be tracked inside each cbo individually -- but represents the actual tracker buffer structure.  In other words, this buffer could be completely empty, but there may still be credits in use by the CBos.  This stat can be used in conjunction with the occupancy accumulation stat in order to calculate average queue occpancy.  HA trackers are allocated as soon as a request enters the HA if an HT (Home Tracker) entry is available and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the ring.Accumulates the occupancy of the local HA tracker pool in every cycle.  This can be used in conjection with the not empty stat to calculate average queue occupancy or the allocations stat in order to calculate average queue latency.  HA trackers are allocated as soon as a request enters the HA if a HT (Home Tracker) entry is available and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the rhe ring.Accumulates the number of transactions that have data from the memory controller until they get scheduled to the Egress.  This can be used to calculate the queuing latency for two things.  (1) If the system is waiting for snoops, this will increase.  (2) If the system cant schedule to the Egress because of either (a) Egress Credits or (b) QPI BL IGR credits for remote requestss.Counts the number of DRS messages sent out on the BL ring.  This can be filtered by the destination.Counts injection starvation.  This starvation is triggered when the Egress cannot send a transaction onto the ring for a long period of time.Counts the number of cycles when there are no regular credits available for posting writes from the HA into the iMC.  In order to send writes into the memory controller, the HA must first acquire a credit for the iMCs WPQ (write pending queue).  This queue is broken into regular credits/buffers that are used by general writes, and special requests such as ISOCH writes.  This count only tracks the regular credits  Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time.  One can filter based on the memory controller channel.  One or more channels can be tracked at a given iven time.HA iMC CHN0 WPQ Credits Empty - Regular -- Channel 0HA iMC CHN0 WPQ Credits Empty - Regular -- Channel 1HA iMC CHN0 WPQ Credits Empty - Regular -- Channel 2HA iMC CHN0 WPQ Credits Empty - Regular -- Channel 3Injection Starvation -- For AK RingInjection Starvation -- For BL RingOutbound DRS Ring Transactions to Cache -- Data to CacheOutbound DRS Ring Transactions to Cache -- Data to CoreOutbound DRS Ring Transactions to Cache -- Data to QPIData Pending Occupancy Accumultor -- Local RequestsData Pending Occupancy Accumultor -- Remote RequestsTracker Occupancy Accumultor -- Local InvItoE RequestsTracker Occupancy Accumultor -- Remote InvItoE RequestsTracker Occupancy Accumultor -- Local Read RequestsTracker Occupancy Accumultor -- Remote Read RequestsTracker Occupancy Accumultor -- Local Write RequestsTracker Occupancy Accumultor -- Remote Write RequestsTracker Cycles Not Empty -- All RequestsTracker Cycles Not Empty -- Local RequestsTracker Cycles Not Empty -- Remote RequestsTracker Cycles Full -- Cycles Completely UsedTracker Cycles Full -- Cycles GP Completely UsedHA Requests to a TAD Region - Group 1 -- TAD Region 10HA Requests to a TAD Region - Group 1 -- TAD Region 11HA Requests to a TAD Region - Group 1 -- TAD Region 8HA Requests to a TAD Region - Group 1 -- TAD Region 9HA Requests to a TAD Region - Group 0 -- TAD Region 0HA Requests to a TAD Region - Group 0 -- TAD Region 1HA Requests to a TAD Region - Group 0 -- TAD Region 2HA Requests to a TAD Region - Group 0 -- TAD Region 3HA Requests to a TAD Region - Group 0 -- TAD Region 4HA Requests to a TAD Region - Group 0 -- TAD Region 5HA Requests to a TAD Region - Group 0 -- TAD Region 6HA Requests to a TAD Region - Group 0 -- TAD Region 7Stall on No Sbo Credits -- For SBo0, AD RingStall on No Sbo Credits -- For SBo0, BL RingStall on No Sbo Credits -- For SBo1, AD RingStall on No Sbo Credits -- For SBo1, BL RingSnoop Responses Received Local -- OtherSnoop Responses Received Local -- RspCnflctSnoop Responses Received Local -- RspISnoop Responses Received Local -- RspIFwdSnoop Responses Received Local -- RspSSnoop Responses Received Local -- RspSFwdSnoop Responses Received Local -- Rsp*FWD*WBSnoop Responses Received Local -- Rsp*WBSnoop Responses Received -- RSPCNFLCT*Snoop Responses Received -- RspISnoop Responses Received -- RspIFwdSnoop Responses Received -- RspSSnoop Responses Received -- RspSFwdSnoop Responses Received -- Rsp*Fwd*WBSnoop Responses Received -- Rsp*WBTracker Snoops Outstanding Accumulator -- Local RequestsTracker Snoops Outstanding Accumulator -- Remote RequestsCycles with Snoops Outstanding -- All RequestsCycles with Snoops Outstanding -- Local RequestsCycles with Snoops Outstanding -- Remote RequestsData beat the Snoop Responses -- Local RequestsData beat the Snoop Responses -- Remote RequestsiMC RPQ Credits Empty - Regular -- Channel 0iMC RPQ Credits Empty - Regular -- Channel 1iMC RPQ Credits Empty - Regular -- Channel 2iMC RPQ Credits Empty - Regular -- Channel 3Read and Write Requests -- Local InvItoEsRead and Write Requests -- Remote InvItoEsRead and Write Requests -- ReadsRead and Write Requests -- Local ReadsRead and Write Requests -- Remote ReadsRead and Write Requests -- WritesRead and Write Requests -- Local WritesRead and Write Requests -- Remote WritesOSB Early Data Return -- Reads to Local  IOSB Early Data Return -- Reads to Local SOSB Early Data Return -- Reads to Remote IOSB Early Data Return -- Reads to Remote SOSB Snoop Broadcast -- CancelledOSB Snoop Broadcast -- Local InvItoEOSB Snoop Broadcast -- Local ReadsOSB Snoop Broadcast -- Reads Local -  UsefulOSB Snoop Broadcast -- Remote - UsefulHA to iMC Full Line Writes Issued -- All WritesHA to iMC Full Line Writes Issued -- Full Line Non-ISOCHHA to iMC Full Line Writes Issued -- ISOCH Full LineHA to iMC Full Line Writes Issued -- Partial Non-ISOCHHA to iMC Full Line Writes Issued -- ISOCH PartialHA to iMC Normal Priority Reads Issued -- Normal PriorityCycles without QPI Ingress Credits -- AD to QPI Link 0Cycles without QPI Ingress Credits -- AD to QPI Link 1Cycles without QPI Ingress Credits -- BL to QPI Link 0Cycles without QPI Ingress Credits -- BL to QPI Link 1Counts Number of times HitMe Cache is accessed -- op is AckCnfltWbICounts Number of times HitMe Cache is accessed -- All RequestsCounts Number of times HitMe Cache is accessed -- AllocationsCounts Number of times HitMe Cache is accessed -- HOM RequestsCounts Number of times HitMe Cache is accessed -- InvalidationsCounts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdInvOwn, RdCur or InvItoECounts Number of times HitMe Cache is accessed -- op is RspI, RspIWb, RspS, RspSWb, RspCnflt or RspCnfltWbICounts Number of times HitMe Cache is accessed -- op is RspIFwd or RspIFwdWb for a local requestCounts Number of times HitMe Cache is accessed -- op is RspIFwd or RspIFwdWb for a remote requestCounts Number of times HitMe Cache is accessed -- op is RsSFwd or RspSFwdWbCounts Number of times HitMe Cache is accessed -- op is WbMtoE or WbMtoSCounts Number of times HitMe Cache is accessed -- op is WbMtoIAccumulates Number of PV bits set on HitMe Cache Hits -- op is AckCnfltWbIAccumulates Number of PV bits set on HitMe Cache Hits -- All RequestsAccumulates Number of PV bits set on HitMe Cache Hits -- HOM RequestsAccumulates Number of PV bits set on HitMe Cache Hits -- op is RdCode, RdData, RdDataMigratory, RdInvOwn, RdCur or InvItoEAccumulates Number of PV bits set on HitMe Cache Hits -- op is RspI, RspIWb, RspS, RspSWb, RspCnflt or RspCnfltWbIAccumulates Number of PV bits set on HitMe Cache Hits -- op is RspIFwd or RspIFwdWb for a local requestAccumulates Number of PV bits set on HitMe Cache Hits -- op is RspIFwd or RspIFwdWb for a remote requestAccumulates Number of PV bits set on HitMe Cache Hits -- op is RsSFwd or RspSFwdWbAccumulates Number of PV bits set on HitMe Cache Hits -- op is WbMtoE or WbMtoSAccumulates Number of PV bits set on HitMe Cache Hits -- op is WbMtoICounts Number of Hits in HitMe Cache -- op is AckCnfltWbICounts Number of Hits in HitMe Cache -- All RequestsCounts Number of Hits in HitMe Cache -- AllocationsCounts Number of Hits in HitMe Cache -- HOM RequestsCounts Number of Hits in HitMe Cache -- InvalidationsCounts Number of Hits in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdInvOwn, RdCur or InvItoECounts Number of Hits in HitMe Cache -- op is RspI, RspIWb, RspS, RspSWb, RspCnflt or RspCnfltWbICounts Number of Hits in HitMe Cache -- op is RspIFwd or RspIFwdWb for a local requestCounts Number of Hits in HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote requestCounts Number of Hits in HitMe Cache -- op is RsSFwd or RspSFwdWbCounts Number of Hits in HitMe Cache -- op is WbMtoE or WbMtoSCounts Number of Hits in HitMe Cache -- op is WbMtoIDirectory Updates -- Any Directory UpdateDirectory Updates -- Directory ClearDirectory Updates -- Directory SetDirectory Lookups -- Snoop Not NeededDirectory Lookups -- Snoop NeededIntel BroadwellX HA 1 uncorebdx_unc_ha1Intel BroadwellX HA 0 uncorebdx_unc_ha0UNC_H_SBO0_CREDITS_ACQUIREDUNC_H_SBO1_CREDITS_ACQUIREDUNC_H_SBO1_CREDIT_OCCUPANCYUNC_H_SNOOP_CYCLES_NEUNC_H_SNOOP_OCCUPANCYUNC_H_TRACKER_CYCLES_FULLScheduler 0Scheduler 1GPRSPxFWDxWBRSPxWBFor AD RingFor BL RingCounterclockwiseCounterclockwise and EvenCounterclockwise and OddClockwise and EvenClockwise and OddOSB Early Data Return -- AllOSB Snoop Broadcast -- RemoteHA to iMC Bypass -- Not TakenIntel BroadwellX IMC7 uncorebdx_unc_imc7Intel BroadwellX IMC6 uncorebdx_unc_imc6Intel BroadwellX IMC5 uncorebdx_unc_imc5Intel BroadwellX IMC4 uncorebdx_unc_imc4Intel BroadwellX IMC3 uncorebdx_unc_imc3Intel BroadwellX IMC2 uncorebdx_unc_imc2Intel BroadwellX IMC1 uncorebdx_unc_imc1Intel BroadwellX IMC0 uncorebdx_unc_imc0LOW_THRESHAccess to Rank 0 -- All BanksAccess to Rank 0 -- Bank 0Access to Rank 0 -- Bank 1Access to Rank 0 -- Bank 10Access to Rank 0 -- Bank 11Access to Rank 0 -- Bank 12Access to Rank 0 -- Bank 13Access to Rank 0 -- Bank 14Access to Rank 0 -- Bank 15Access to Rank 0 -- Bank 2Access to Rank 0 -- Bank 3Access to Rank 0 -- Bank 4Access to Rank 0 -- Bank 5Access to Rank 0 -- Bank 6Access to Rank 0 -- Bank 7Access to Rank 0 -- Bank 8Access to Rank 0 -- Bank 9Rank0 -- DIMM IDRank1 -- DIMM IDRank2 -- DIMM IDRank3 -- DIMM IDRank4 -- DIMM IDRank5 -- DIMM IDRank6 -- DIMM IDRank7 -- DIMM IDCounts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.DRAM RD_CAS and WR_CAS CommandsCounts the number of times that the precharge all command was sent.Counts the number of refreshes issued.Counts the number of ECC errors detected and corrected by the iMC on this channel.  This counter is only useful with ECC DRAM devices.  This count will increment one time for each correction regardless of the number of bits corrected.  The iMC can correct up to 4 bit errors in independent channel mode and 8 bit erros in lockstep mode.Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel.  Major modes are channel-wide, and not a per-rank (or dimm or bank) mode.Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).Counts the number of cycles when the iMC is in critical thermal throttling.  When this happens, all traffic is blocked.  This should be rare unless something bad is going on in the platform.  There is no filtering by rank for this event.Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency.Counts the number of DRAM Precharge commands sent on this channel.Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no WPQ credits, just somewhat smaller to account for the credit return overhead.Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.Transition from WMM to RMM because of low threshold -- Transition from WMM to RMM because of starve counterTransition from WMM to RMM because of low threshold -- VMSE WR PUSH issued -- VMSE write PUSH issued in RMMVMSE WR PUSH issued -- VMSE write PUSH issued in WMMRD_CAS Access to Rank 2 -- Bank 0Access to Rank 0 -- Bank Group 0 (Banks 0-3)Access to Rank 0 -- Bank Group 1 (Banks 4-7)Access to Rank 0 -- Bank Group 2 (Banks 8-11)Access to Rank 0 -- Bank Group 3 (Banks 12-15)Read CAS issued with HIGH priorityRead CAS issued with LOW priorityRead CAS issued with MEDIUM priorityRead CAS issued with PANIC NON ISOCH priority (starved)DRAM Precharge commands. -- Precharge due to bypassDRAM Precharge commands. -- Precharge due to timer expirationDRAM Precharge commands. -- Precharges due to page missDRAM Precharge commands. -- Precharge due to readDRAM Precharge commands. -- Precharge due to writeRead Preemption Count -- Read over Read PreemptionRead Preemption Count -- Read over Write PreemptionCycles in a Major Mode -- Isoch Major ModeCycles in a Major Mode -- Partial Major ModeCycles in a Major Mode -- Read Major ModeCycles in a Major Mode -- Write Major ModeDRAM RD_CAS and WR_CAS Commands. All DRAM WR_CAS (w/ and w/out auto-pre)DRAM RD_CAS and WR_CAS Commands. All DRAM Reads (RD_CAS + Underfills)DRAM RD_CAS and WR_CAS Commands. All DRAM RD_CAS (w/ and w/out auto-pre)DRAM RD_CAS and WR_CAS Commands. Read CAS issued in RMMDRAM RD_CAS and WR_CAS Commands. Underfill Read IssuedDRAM RD_CAS and WR_CAS Commands. Read CAS issued in WMMDRAM RD_CAS and WR_CAS Commands. All DRAM WR_CAS (both Modes)DRAM RD_CAS and WR_CAS Commands. DRAM WR_CAS (w/ and w/out auto-pre) in Read Major ModeDRAM RD_CAS and WR_CAS Commands. DRAM WR_CAS (w/ and w/out auto-pre) in Write Major ModeDRAM Activate Count -- Activate due to WriteDRAM Activate Count -- Activate due to ReadAccumulates the number of reads and writes that are outstanding in the uncore in each cycle.  This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events.Counts the number of coherency related operations servied by the IRPCounts the number of allocations into the AK Ingress.  This queue is where the IRP receives responses from R2PCIe (the ring).Counts the number of cycles when the BL Ingress is full.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.Counts the number of allocations into the BL Ingress.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.Accumulates the occupancy of the BL Ingress in each cycles.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portItID.Counts the number times when it is not possible to issue a request to the R2PCIe because there are no AD Egress Credits available.Counts the number times when it is not possible to issue data to the R2PCIe because there are no BL Egress Credits available.Counts the number of requests issued to the switch (towards the devices).Accumultes the number of outstanding outbound requests from the IRP to the switch (towards the devices).  This can be used in conjuection with the allocations event in order to calculate average latency of outbound requests.Inbound Transaction Count -- AtomicInbound Transaction Count -- Select Source via IRP orderingQ registerInbound Transaction Count -- OtherInbound Transaction Count -- Read PrefetchesInbound Transaction Count -- ReadsInbound Transaction Count -- WritesInbound Transaction Count -- Write PrefetchesMisc Events - Set 1 -- Data ThrottledMisc Events - Set 1 -- Received InvalidMisc Events - Set 1 -- Received ValidMisc Events - Set 1 -- Slow Transfer of I LineMisc Events - Set 1 -- Slow Transfer of S LineMisc Events - Set 1 -- Slow Transfer of E LineMisc Events - Set 1 -- Slow Transfer of M LineMisc Events - Set 0 -- Cache Inserts of Atomic Transactions as SecondaryMisc Events - Set 0 -- Cache Inserts of Read Transactions as SecondaryMisc Events - Set 0 -- Cache Inserts of Write Transactions as SecondaryMisc Events - Set 0 -- Fastpath RejectsMisc Events - Set 0 -- Fastpath RequestsMisc Events - Set 0 -- Fastpath Transfers From Primary to SecondaryMisc Events - Set 0 -- Prefetch Ack Hints From Primary to SecondaryMisc Events - Set 0 -- Prefetch TimeOutTotal Write Cache Occupancy -- Any SourceTotal Write Cache Occupancy -- Select SourceIntel BroadwellX IRP uncorebdx_unc_irpNumber of clocks in the IRP.Snoop Responses -- Hit E or SSnoop Responses -- Hit ISnoop Responses -- Hit MSnoop Responses -- MissSnoop Responses -- SnpCodeSnoop Responses -- SnpDataSnoop Responses -- SnpInvMisc Events - Set 1 -- CLFLUSHCoherent Ops -- CLFlushCoherent Ops -- CRdCoherent Ops -- DRdCoherent Ops -- PCIDCAHin5tCoherent Ops -- PCIRdCurCoherent Ops -- PCIItoMCoherent Ops -- RFOCoherent Ops -- WbMtoIThe PCU runs off a fixed 1 GHz clock.  This event counts the number of pclk cycles measured while the counter was enabled.  The pclk, like the Memory Controllers dclk, counts at a constant rate making it a good measure of actual wall timee.Number of cycles spent performing core C state transitions.  There is one event per core.Counts the number of times when a configurable cores had a C-state demotionCounts the number of cycles when thermal conditions are the upper limit on frequency.  This is related to the THERMAL_THROTTLE CYCLES_ABOVE_TEMP event, which always counts cycles when we are above the thermal temperature.  This event (STRONGEST_UPPER_LIMIT) is sampled at the output of the algorithm that determines the actual frequency, while THERMAL_THROTTLE looks at the input.Counts the number of cycles when the OS is the upper limit on frequency.Counts the number of cycles when power is the upper limit on frequency.Counts the number of cycles when IO P Limit is preventing us from dropping the frequency lower.  This algorithm monitors the needs to the IO subsystem on both local and remote sockets and will maintain a frequency high enough to maintain good IO BW.  This is necessary for when all the IA cores on a socket are idle but a user still would like to maintain high IO Bandwidth.Counts the number of cycles when the system is changing frequency.  This can not be filtered by thread ID.  One can also use it with the occupancy counter that monitors number of threads in C0 to estimate the performance impact that frequency transitions had on the system.Counts the number of cycles that the PCU has triggered memory phase shedding.  This is a mode that can be run in the iMC physicals that saves power at the expense of additional latency.This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.Counts the number of cycles that we are in external PROCHOT mode.  This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip.Counts the number of cycles that we are in internal PROCHOT mode.  This mode is triggered when a sensor on the die determines that we are too hot and must throttle to avoid damaging the chip.Number of cycles spent performing core C state transitions across all cores.Ring GV down due to low trafficUNC_P_UFS_TRANSITIONS_IO_P_LIMITUNC_P_UFS_TRANSITIONS_NO_CHANGERing GV with same final and initial frequencyRing GV up due to high ring trafficUNC_P_UFS_TRANSITIONS_UP_STALLRing GV up due to high core stallsCycles spent in phase-shedding power state 0Cycles spent in phase-shedding power state 1Cycles spent in phase-shedding power state 2Cycles spent in phase-shedding power state 3Number of cores in C-State -- C0 and C1Number of cores in C-State -- C3Number of cores in C-State -- C6 and C7Intel BroadwellX PCU uncorebdx_unc_pcuUNC_P_UFS_BANDWIDTH_MAX_RANGEUNC_P_UFS_TRANSITIONS_DOWNUNC_P_UFS_TRANSITIONS_UP_RINGUNC_P_FIVR_PS_PS0_CYCLESUNC_P_FIVR_PS_PS1_CYCLESUNC_P_FIVR_PS_PS2_CYCLESUNC_P_FIVR_PS_PS3_CYCLESCounts the number of clocks in the QPI LL.  This clock runs at 1/4th the GT/s speed of the QPI link.  For example, a 4GT/s link will have qfclk or 1GHz.  BDX does not support dynamic link speeds, so this frequency is fixexed.Counts the number of CTO (cluster trigger outs) events that were asserted across the two slots.  If both slots trigger in a given cycle, the event will increment by 2.  You can use edge detect to count the number of cases when both events triggered.Counts the number of DRS packets that we attempted to do direct2core on.  There are 4 mutually exclusive filters.  Filter [0] can be used to get successful spawns, while [1:3] provide the different failure cases.  Note that this does not count packets that are not candidates for Direct2Core.  The only candidates for Direct2Core are DRS packets destined for Cbos.Number of QPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a QPI link.  Use edge detect to count the number of instances when the QPI link entered L1.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.Number of QPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 1/2 of the QPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize QPI for snoops and their responses.  Use edge detect to count the number of instances when the QPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.Number of QPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly across the BGF and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.Counts the number of cycles that the QPI RxQ was not empty.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy Accumulator event to calculate the average occupancy.Counts the number of flits received from the QPI Link.Counts the number of flits received from the QPI Link.  This is one of three groups that allow us to track flits.  It includes filters for SNP, HOM, and DRS message classes.  Each flit is made up of 80 bits of information (in addition to some ECC data).  In full-width (L0) mode, flits are made up of four fits, each of which contains 20 bits of data (along with some additional ECC data).  In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit.  When one talks about QPI speed (for example, 8.0 GT/s), the transfers here refer to fits.  Therefore, in L0, the system will transfer 1 flit at the rate of 1/4th the QPI speed.  One can calculate the bandwidth of the link by taking: flits*80b/time.  Note that this is not the same as data bandwidth.  For example, when we are transferring a 64B cacheline across QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual data and an additional 16 bits of other information.  To calculate data bandwidth, one should therefore do: data flits * 8B / time.Counts the number of flits received from the QPI Link.  This is one of three groups that allow us to track flits.  It includes filters for NDR, NCB, and NCS message classes.  Each flit is made up of 80 bits of information (in addition to some ECC data).  In full-width (L0) mode, flits are made up of four fits, each of which contains 20 bits of data (along with some additional ECC data).  In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit.  When one talks about QPI speed (for example, 8.0 GT/s), the transfers here refer to fits.  Therefore, in L0, the system will transfer 1 flit at the rate of 1/4th the QPI speed.  One can calculate the bandwidth of the link by taking: flits*80b/time.  Note that this is not the same as data bandwidth.  For example, when we are transferring a 64B cacheline across QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual data and an additional 16 bits of other information.  To calculate data bandwidth, one should therefore do: data flits * 8B / time.Number of allocations into the QPI Rx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.Number of allocations into the QPI Rx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.  This monitors only DRS flits.Number of allocations into the QPI Rx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.  This monitors only HOM flits.Number of allocations into the QPI Rx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.  This monitors only NCB flits.Number of allocations into the QPI Rx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.  This monitors only NCS flits.Number of allocations into the QPI Rx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.  This monitors only NDR flits.Number of allocations into the QPI Rx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.  This monitors only SNP flits.Accumulates the number of elements in the QPI RxQ in each cycle.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.Accumulates the number of elements in the QPI RxQ in each cycle.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.  This monitors DRS flits only.Accumulates the number of elements in the QPI RxQ in each cycle.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.  This monitors HOM flits only.Accumulates the number of elements in the QPI RxQ in each cycle.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.  This monitors NCB flits only.Accumulates the number of elements in the QPI RxQ in each cycle.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.  This monitors NCS flits only.Accumulates the number of elements in the QPI RxQ in each cycle.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.  This monitors NDR flits only.Accumulates the number of elements in the QPI RxQ in each cycle.  Generally, when data is transmitted across QPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.  This monitors SNP flits only.Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the QPI Link. Generally, when data is transmitted across QPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.Counts the number of cycles when the TxQ is not empty. Generally, when data is transmitted across QPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.Counts the number of flits transmitted across the QPI Link.  It includes filters for Idle, protocol, and Data Flits.  Each flit is made up of 80 bits of information (in addition to some ECC data).  In full-width (L0) mode, flits are made up of four fits, each of which contains 20 bits of data (along with some additional ECC data).  In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit.  When one talks about QPI speed (for example, 8.0 GT/s), the transfers here refer to fits.  Therefore, in L0, the system will transfer 1 flit at the rate of 1/4th the QPI speed.  One can calculate the bandwidth of the link by taking: flits*80b/time.  Note that this is not the same as data bandwidth.  For example, when we are transferring a 64B cacheline across QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual data and an additional 16 bits of other information.  To calculate data bandwidth, one should therefore do: data flits * 8B / time (for L0) or 4B instead of 8B for L0p.Counts the number of flits trasmitted across the QPI Link.  This is one of three groups that allow us to track flits.  It includes filters for NDR, NCB, and NCS message classes.  Each flit is made up of 80 bits of information (in addition to some ECC data).  In full-width (L0) mode, flits are made up of four fits, each of which contains 20 bits of data (along with some additional ECC data).  In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit.  When one talks about QPI speed (for example, 8.0 GT/s), the transfers here refer to fits.  Therefore, in L0, the system will transfer 1 flit at the rate of 1/4th the QPI speed.  One can calculate the bandwidth of the link by taking: flits*80b/time.  Note that this is not the same as data bandwidth.  For example, when we are transferring a 64B cacheline across QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual data and an additional 16 bits of other information.  To calculate data bandwidth, one should therefore do: data flits * 8B / time.Number of allocations into the QPI Tx Flit Buffer.  Generally, when data is transmitted across QPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.Accumulates the number of flits in the TxQ.  Generally, when data is transmitted across QPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.Number of link layer credits into the R3 (for transactions across the BGF) acquired each cycle. Flow Control FIFO for Home messages on AD.Occupancy event that tracks the number of link layer credits into the R3 (for transactions across the BGF) available in each cycle.  Flow Control FIFO for HOM messages on AD.Number of link layer credits into the R3 (for transactions across the BGF) acquired each cycle.  Flow Control FIFO for NDR messages on AD.Occupancy event that tracks the number of link layer credits into the R3 (for transactions across the BGF) available in each cycle. Flow Control FIFO  for NDR messages on AD.Number of link layer credits into the R3 (for transactions across the BGF) acquired each cycle.  Flow Control FIFO for Snoop messages on AD.Occupancy event that tracks the number of link layer credits into the R3 (for transactions across the BGF) available in each cycle.  Flow Control FIFO fro Snoop messages on AD.Number of credits into the R3 (for transactions across the BGF) acquired each cycle. Local NDR message class to AK Egress.Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle.  Local NDR message class to AK Egress.Number of credits into the R3 (for transactions across the BGF) acquired each cycle. DRS message class to BL Egress.Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle.  DRS message class to BL Egress.Number of credits into the R3 (for transactions across the BGF) acquired each cycle. NCB message class to BL Egress.Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle.  NCB message class to BL Egress.Number of credits into the R3 (for transactions across the BGF) acquired each cycle. NCS message class to BL Egress.Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle.  NCS message class to BL Egress.Number of VNA credits returned.Number of VNA credits in the Rx side that are waitng to be returned back across the link.R3QPI Egress Credit Occupancy - DRS -- for VN0R3QPI Egress Credit Occupancy - DRS -- for VN1R3QPI Egress Credit Occupancy - DRS -- for Shared VNFlits Transferred - Group 2 -- Non-Coherent Bypass Tx FlitsFlits Transferred - Group 2 -- Non-Coherent data Tx FlitsFlits Transferred - Group 2 -- Non-Coherent non-data Tx FlitsFlits Transferred - Group 2 -- Non-Coherent standard Tx FlitsFlits Transferred - Group 2 -- Non-Data Response Tx Flits - ADFlits Transferred - Group 2 -- Non-Data Response Tx Flits - AKFlits Transferred - Group 1 -- DRS Flits (both Header and Data)Flits Transferred - Group 1 -- DRS Data FlitsFlits Transferred - Group 1 -- DRS Header FlitsFlits Transferred - Group 1 -- HOM FlitsFlits Transferred - Group 1 -- HOM Non-Request FlitsFlits Transferred - Group 1 -- HOM Request FlitsFlits Transferred - Group 1 -- SNP FlitsFlits Transferred - Group 0 -- Data Tx FlitsFlits Transferred - Group 0 -- Non-Data protocol Tx FlitsNumber of data flits over QPI that do not hold payload. When QPI is not in a power saving state, it continuously transmits flits across the link. When there are no protocol flits to send, it will send IDLE and NULL flits acrossFlits Received - Group 2 -- Non-Coherent Rx FlitsFlits Received - Group 2 -- Non-Coherent data Rx FlitsFlits Received - Group 2 -- Non-Coherent non-data Rx FlitsFlits Received - Group 2 -- Non-Coherent standard Rx FlitsFlits Received - Group 2 -- Non-Data Response Rx Flits - ADFlits Received - Group 2 -- Non-Data Response Rx Flits - AKFlits Received - Group 1 -- DRS Flits (both Header and Data)Flits Received - Group 1 -- DRS Data FlitsFlits Received - Group 1 -- DRS Header FlitsFlits Received - Group 1 -- HOM FlitsFlits Received - Group 1 -- HOM Non-Request FlitsFlits Received - Group 1 -- HOM Request FlitsFlits Received - Group 1 -- SNP FlitsDirect 2 Core Spawning -- Spawn Failure - Egress CreditsDirect 2 Core Spawning -- Spawn Failure - Egress and RBT MissDirect 2 Core Spawning -- Spawn Failure - Egress and RBT InvalidDirect 2 Core Spawning -- Spawn Failure - Egress and RBT Miss, InvalidDirect 2 Core Spawning -- Spawn Failure - RBT MissDirect 2 Core Spawning -- Spawn Failure - RBT InvalidDirect 2 Core Spawning -- Spawn Failure - RBT Miss and InvalidDirect 2 Core Spawning -- Spawn SuccessIntel BroadwellX QPI2 uncorebdx_unc_qpi2Intel BroadwellX QPI1 uncorebdx_unc_qpi1Intel BroadwellX QPI0 uncorebdx_unc_qpi0VN0 Credit Consumed -- DRSVN0 Credit Consumed -- HOMVN0 Credit Consumed -- NCBVN0 Credit Consumed -- NCSVN0 Credit Consumed -- NDRVN0 Credit Consumed -- SNPIntel BroadwellX R2PCIe uncoreCounts the number of uclks in the R2PCIe uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However, because the R2PCIe is close to the Ubox, they generally should not diverge by more than a handful of cycles.Counts the number of times when a request destined for the AK ingress bounced.Counts the number of cycles that the IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop.Counts the number of cycles when the R2PCIe Ingress is not empty.  This tracks one of the three rings that are used by the R2PCIe agent.  This can be used in conjunction with the R2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.Counts the number of allocations into the R2PCIe Ingress.  This tracks one of the three rings that are used by the R2PCIe agent.  This can be used in conjunction with the R2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.Accumulates the occupancy of a given R2PCIe Ingress queue in each cycles.  This tracks one of the three ring Ingress buffers.  This can be used with the R2PCIe Ingress Not Empty event to calculate average occupancy or the R2PCIe Ingress Allocations event in order to calculate average queuing latency.Counts the number of cycles when the R2PCIe Egress buffer is full.Counts the number of cycles when the R2PCIe Egress is not empty.  This tracks one of the three rings that are used by the R2PCIe agent.  This can be used in conjunction with the R2PCIe Egress Occupancy Accumulator event in order to calculate average queue occupancy.  Only a single Egress queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.SBo0 Credits Acquired -- For AD RingSBo0 Credits Acquired -- For BL RingIngress Occupancy Accumulator -- DRSbdx_unc_r2pcieUNC_R2_RING_AK_BOUNCESEgress CCW NACK -- AD CCWEgress CCW NACK -- AK CCWEgress CCW NACK -- BL CCWEgress CCW NACK -- BL CWEgress Cycles Not Empty -- ADEgress Cycles Not Empty -- AKEgress Cycles Not Empty -- BLEgress Cycles Full -- ADEgress Cycles Full -- AKEgress Cycles Full -- BLAny directionsAK Ingress Bounced -- DnAK Ingress Bounced -- UpIntel BroadwellX R3QPI2 uncoreIntel BroadwellX R3QPI1 uncoreIntel BroadwellX R3QPI0 uncoreCounts the number of uclks in the QPI uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However, because the QPI Agent is close to the Ubox, they generally should not diverge by more than a handful of cycles.No credits available to send to Cbox on the AD Ring (covers higher CBoxes)No credits available to send to Cbox on the AD Ring (covers lower CBoxes)No credits available to send to either HA or R2 on the BL RingNo credits available to send to QPI0 on the AD RingNo credits available to send to QPI0 on the BL RingNo credits available to send to QPI1 on the AD RingNo credits available to send to QPI1 on the BL RingNumber of cycles the ringstop is in starvation (per ring)Counts the number of cycles when the QPI Ingress is not empty.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.Counts the number of cycles when the QPI VN1  Ingress is not empty.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.Counts the number of allocations into the QPI Ingress.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.Counts the number of allocations into the QPI VN1  Ingress.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.Accumulates the occupancy of a given QPI VN1  Ingress queue in each cycles.  This tracks one of the three ring Ingress buffers.  This can be used with the QPI VN1  Ingress Not Empty event to calculate average occupancy or the QPI VN1  Ingress Allocations event in order to calculate average queuing latency.Number of times a request failed to acquire a DRS VN0 credit.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This therefore counts the number of times when a request failed to acquire either a VNA or VN0 credit and is delayed.  This should generally be a rare situation.Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.Number of times a request failed to acquire a VN1 credit.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This therefore counts the number of times when a request failed to acquire either a VNA or VN1 credit and is delayed.  This should generally be a rare situation.Number of times a VN1 credit was used on the DRS message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.Number of QPI VNA Credit acquisitions.  This event can be used in conjunction with the VNA In-Use Accumulator to calculate the average lifetime of a credit holder.  VNA credits are used by all message classes in order to communicate across QPI.  If a packet is unable to acquire credits, it will then attempt to use credts from the VN0 pool.  Note that a single packet may require multiple flit buffers (i.e. when data is being transferred).  Therefore, this event will increment by the number of credits acquired in each cycle.  Filtering based on message class is not provided.  One can count the number of packets transferred in a given message class using an qfclk event.Number of attempted VNA credit acquisitions that were rejected because the VNA credit pool was full (or almost full).  It is possible to filter this event by message class.  Some packets use more than one flit buffer, and therefore must acquire multiple credits.  Therefore, one could get a reject even if the VNA credits were not fully used up.  The VNA pool is generally used to provide the bulk of the QPI bandwidth (as opposed to the VN0 pool which is used to guarantee forward progress).  VNA credits can run out if the flit buffer on the receiving side starts to queue up substantially.  This can happen if the rest of the uncore is unable to drain the requests fast enough.VNA Credit Reject -- DRS Message ClassVNA Credit Reject -- HOM Message ClassVNA Credit Reject -- NCB Message ClassVNA Credit Reject -- NCS Message ClassVNA Credit Reject -- NDR Message ClassVNA Credit Reject -- SNP Message ClassVNA credit Acquisitions -- HOM Message ClassVN1 Credit Used -- DRS Message ClassVN1 Credit Used -- HOM Message ClassVN1 Credit Used -- NCB Message ClassVN1 Credit Used -- NCS Message ClassVN1 Credit Used -- NDR Message ClassVN1 Credit Used -- SNP Message ClassVN1 Credit Acquisition Failed on DRS -- DRS Message ClassVN1 Credit Acquisition Failed on DRS -- HOM Message ClassVN1 Credit Acquisition Failed on DRS -- NCB Message ClassVN1 Credit Acquisition Failed on DRS -- NCS Message ClassVN1 Credit Acquisition Failed on DRS -- NDR Message ClassVN1 Credit Acquisition Failed on DRS -- SNP Message ClassVN0 Credit Used -- DRS Message ClassVN0 Credit Used -- HOM Message ClassVN0 Credit Used -- NCB Message ClassVN0 Credit Used -- NCS Message ClassVN0 Credit Used -- NDR Message ClassVN0 Credit Used -- SNP Message ClassVN0 Credit Acquisition Failed on DRS -- DRS Message ClassVN0 Credit Acquisition Failed on DRS -- HOM Message ClassVN0 Credit Acquisition Failed on DRS -- NCB Message ClassVN0 Credit Acquisition Failed on DRS -- NCS Message ClassVN0 Credit Acquisition Failed on DRS -- NDR Message ClassVN0 Credit Acquisition Failed on DRS -- SNP Message ClassSBo1 Credits Acquired -- For AD RingSBo1 Credits Acquired -- For BL RingVN1 Ingress Cycles Not Empty -- DRSVN1 Ingress Cycles Not Empty -- HOMVN1 Ingress Cycles Not Empty -- NCBVN1 Ingress Cycles Not Empty -- NCSVN1 Ingress Cycles Not Empty -- NDRVN1 Ingress Cycles Not Empty -- SNPIngress Cycles Not Empty -- HOMIngress Cycles Not Empty -- NDRIngress Cycles Not Empty -- SNPbdx_unc_r3qpi2bdx_unc_r3qpi1bdx_unc_r3qpi0Ingress Allocations -- DRSIngress Allocations -- HOMIngress Allocations -- NCBIngress Allocations -- NCSIngress Allocations -- NDRIngress Allocations -- SNPQPIx BL Credits EmptyVNA messagesHA/R2 AD Credits EmptyCBox AD Credits EmptyCBO_15_17[UNC_CHA=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d tid_en=%d] %s
[UNC_CHA_FILTER0=0x%lx thread_id=%d source=0x%x state=0x%x state=0x%x]
[UNC_CHA_FILTER1=0x%lx rem=%d loc=%d all_opc=%d nm=%d not_nm=%d opc0=0x%x opc1=0x%x nc=%d isoc=%d]
Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.Number of CMS Agent 0 AD credits in use in a given cycle, per transgressNumber of CMS Agent 0 BL credits acquired in a given cycle, per transgress.Number of CMS Agent 0 BL credits in use in a given cycle, per transgressNumber of CMS Agent 1 AD credits acquired in a given cycle, per transgress.Number of CMS Agent 1 AD credits in use in a given cycle, per transgressNumber of CMS Agent 1 BL credits in use in a given cycle, per transgressNumber of CMS Agent 1 BL credits acquired in a given cycle, per transgress.Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.Counts the number of directory updates that were required.  These result in writes to the memory controller.Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirementsCounts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.Miscellaneous events in the CHA.Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priorityNumber of packets bypassing the CMS IngressCounts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the meshOccupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the meshCounts the number of snoops issued by the HA.Number of snoop responses received for a Local  requestUNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.Counts number of Egress packets NACKed on to the Horizontal RinngOccupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.Counts number of Egress packets NACKed on to the Vertical RinngOccupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.Counts the number of times when the CHA was received WbPushMtoICounts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.Core Cross Snoop Responses -- Any RspIFwdFECore Cross Snoop Responses -- Any RspSFwdFECore Cross Snoop Responses -- Any RspSFwdMCore Cross Snoop Responses -- Any RspHitFSECore Cross Snoop Responses -- Core RspIFwdFECore Cross Snoop Responses -- Core RspIFwdMCore Cross Snoop Responses -- Core RspSFwdFECore Cross Snoop Responses -- Core RspSFwdMCore Cross Snoop Responses -- Core RspHitFSECore Cross Snoop Responses -- Evict RspIFwdFECore Cross Snoop Responses -- Evict RspIFwdMCore Cross Snoop Responses -- Evict RspSFwdFECore Cross Snoop Responses -- Evict RspSFwdMCore Cross Snoop Responses -- Evict RspHitFSECore Cross Snoop Responses -- External RspIFwdFECore Cross Snoop Responses -- External RspIFwdMCore Cross Snoop Responses -- External RspSFwdFECore Cross Snoop Responses -- External RspSFwdMCore Cross Snoop Responses -- External RspHitFSECHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1WbPushMtoI -- Pushed to MemoryVertical IV Ring in Use -- DownVertical BL Ring in Use -- Down and EvenVertical BL Ring in Use -- Down and OddVertical BL Ring in Use -- Up and EvenVertical BL Ring in Use -- Up and OddVertical AK Ring In Use -- Down and EvenVertical AK Ring In Use -- Down and OddVertical AK Ring In Use -- Up and EvenVertical AK Ring In Use -- Up and OddVertical AD Ring In Use -- Down and EvenVertical AD Ring In Use -- Down and OddVertical AD Ring In Use -- Up and EvenVertical AD Ring In Use -- Up and OddCMS Vertical Egress Injection Starvation -- AD - Agent 0CMS Vertical Egress Injection Starvation -- AD - Agent 1CMS Vertical Egress Injection Starvation -- AK - Agent 0CMS Vertical Egress Injection Starvation -- AK - Agent 1CMS Vertical Egress Injection Starvation -- BL - Agent 0CMS Vertical Egress Injection Starvation -- BL - Agent 1CMS Vertical Egress Injection Starvation -- IVCMS Vert Egress Occupancy -- AD - Agent 0CMS Vert Egress Occupancy -- AD - Agent 1CMS Vert Egress Occupancy -- AK - Agent 0CMS Vert Egress Occupancy -- AK - Agent 1CMS Vert Egress Occupancy -- BL - Agent 0CMS Vert Egress Occupancy -- BL - Agent 1CMS Vert Egress Occupancy -- IVCMS Vertical Egress NACKs -- AD - Agent 0CMS Vertical Egress NACKs -- AD - Agent 1CMS Vertical Egress NACKs -- AK - Agent 0CMS Vertical Egress NACKs -- AK - Agent 1CMS Vertical Egress NACKs -- BL - Agent 0CMS Vertical Egress NACKs -- BL - Agent 1CMS Vertical Egress NACKs -- IVCMS Vert Egress Allocations -- AD - Agent 0CMS Vert Egress Allocations -- AD - Agent 1CMS Vert Egress Allocations -- AK - Agent 0CMS Vert Egress Allocations -- AK - Agent 1CMS Vert Egress Allocations -- BL - Agent 0CMS Vert Egress Allocations -- BL - Agent 1CMS Vert Egress Allocations -- IVCycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1Cycles CMS Vertical Egress Queue Is Not Empty -- IVCycles CMS Vertical Egress Queue Is Full -- AD - Agent 0Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1Cycles CMS Vertical Egress Queue Is Full -- IVCMS Vertical ADS Used -- AD - Agent 0CMS Vertical ADS Used -- AD - Agent 1CMS Vertical ADS Used -- AK - Agent 0CMS Vertical ADS Used -- AK - Agent 1CMS Vertical ADS Used -- BL - Agent 0CMS Vertical ADS Used -- BL - Agent 1CMS Horizontal Egress Injection Starvation -- AD - BounceCMS Horizontal Egress Injection Starvation -- AK - BounceCMS Horizontal Egress Injection Starvation -- BL - BounceCMS Horizontal Egress Injection Starvation -- IV - BounceCMS Horizontal Egress Occupancy -- AD - BounceCMS Horizontal Egress Occupancy -- AD - CreditCMS Horizontal Egress Occupancy -- AK - BounceCMS Horizontal Egress Occupancy -- BL - BounceCMS Horizontal Egress Occupancy -- BL - CreditCMS Horizontal Egress Occupancy -- IV - BounceCMS Horizontal Egress NACKs -- AD - BounceCMS Horizontal Egress NACKs -- AD - CreditCMS Horizontal Egress NACKs -- AK - BounceCMS Horizontal Egress NACKs -- BL - BounceCMS Horizontal Egress NACKs -- BL - CreditCMS Horizontal Egress NACKs -- IV - BounceCMS Horizontal Egress Inserts -- AD - BounceCMS Horizontal Egress Inserts -- AD - CreditCMS Horizontal Egress Inserts -- AK - BounceCMS Horizontal Egress Inserts -- BL - BounceCMS Horizontal Egress Inserts -- BL - CreditCMS Horizontal Egress Inserts -- IV - BounceCycles CMS Horizontal Egress Queue is Not Empty -- AD - BounceCycles CMS Horizontal Egress Queue is Not Empty -- AD - CreditCycles CMS Horizontal Egress Queue is Not Empty -- AK - BounceCycles CMS Horizontal Egress Queue is Not Empty -- BL - BounceCycles CMS Horizontal Egress Queue is Not Empty -- BL - CreditCycles CMS Horizontal Egress Queue is Not Empty -- IV - BounceCycles CMS Horizontal Egress Queue is Full -- AD - BounceCycles CMS Horizontal Egress Queue is Full -- AD - CreditCycles CMS Horizontal Egress Queue is Full -- AK - BounceCycles CMS Horizontal Egress Queue is Full -- BL - BounceCycles CMS Horizontal Egress Queue is Full -- BL - CreditCycles CMS Horizontal Egress Queue is Full -- IV - BounceCMS Horizontal Bypass Used -- AD - BounceCMS Horizontal Bypass Used -- AD - CreditCMS Horizontal Bypass Used -- AK - BounceCMS Horizontal Bypass Used -- BL - BounceCMS Horizontal Bypass Used -- BL - CreditCMS Horizontal Bypass Used -- IV - BounceCMS Horizontal ADS Used -- AD - BounceCMS Horizontal ADS Used -- AD - CreditCMS Horizontal ADS Used -- AK - BounceCMS Horizontal ADS Used -- BL - BounceCMS Horizontal ADS Used -- BL - CreditTOR Occupancy -- All from LocalTOR Occupancy -- Hits from LocalTOR Occupancy -- Misses from LocalTOR Occupancy -- SF/LLC EvictionsTOR Occupancy -- Hit (Not a Miss)TOR Occupancy -- All from Local iATOR Occupancy -- Hits from Local iATOR Occupancy -- Misses from Local iATOR Occupancy -- All from Local IOTOR Occupancy -- Hits from Local IOTOR Occupancy -- Misses from Local IOIPQ Opcode: Snoop request to get uncacheable 'sanpshot' of dataIPQ Opcode: Snoop request to get cacheline intended to be cached in S-stateIPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-stateIPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-stateIPQ Opcode: Snoop invalidate own. To get cacheline in M or E-stateIPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-stateIRQ Opcode: Demand data RFO (line to be cache in E state)IRQ Opcode: Demand data read (line to be cached in S or E states)IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)IRQ Opcode: Full cacheline streaming storeIRQ Opcode: Partial streaming storeIRQ Opcode: Uncacheable Reads full cachelineIRQ Opcode: Write Invalidate Line (Partial)IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from coreIRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completesIRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completesIRQ Opcode: Request invalidate line. Request exclusive ownership of the lineIRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiatedIRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiatedIRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiatedIRQ Opcode: Interrupts logically addressedIRQ Opcode: Interrupts physically addressedIRQ Opcode: Interrupt priority updateIRQ Opcode: Request to start split lock sequenceIRQ Opcode: Request to start IDI lock sequencePRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached linePRQ Opcode: Read code. Request cacheline in S-statePRQ Opcode: Read data. Request cacheline in E or S-statePRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memoryPRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-statePRQ Opcode: Read invalidate X to I-statePRQ Opcode: Read invalidate I to E-statePRQ Opcode: Read invalidate. Request cacheline in E-state from home agentPRQ Opcode: Read invalidate I to M-stateTOR Inserts -- Hits from LocalTOR Inserts -- All from Local iA and IOTOR Inserts -- Misses from LocalTOR Inserts -- SF/LLC EvictionsTOR Inserts -- Hit (Not a Miss)TOR Inserts -- All from Local iATOR Inserts -- Hits from Local iATOR Inserts -- Misses from Local iATOR Inserts -- All from Local IOTOR Inserts -- Hits from Local IOTOR Inserts -- Misses from Local IOStall on No BL Agent1 Transgress Credits -- For Transgress 0Stall on No BL Agent1 Transgress Credits -- For Transgress 1Stall on No BL Agent1 Transgress Credits -- For Transgress 2Stall on No BL Agent1 Transgress Credits -- For Transgress 3Stall on No BL Agent1 Transgress Credits -- For Transgress 4Stall on No BL Agent1 Transgress Credits -- For Transgress 5Stall on No BL Agent0 Transgress Credits -- For Transgress 0Stall on No BL Agent0 Transgress Credits -- For Transgress 1Stall on No BL Agent0 Transgress Credits -- For Transgress 2Stall on No BL Agent0 Transgress Credits -- For Transgress 3Stall on No BL Agent0 Transgress Credits -- For Transgress 4Stall on No BL Agent0 Transgress Credits -- For Transgress 5Stall on No AD Agent1 Transgress Credits -- For Transgress 0Stall on No AD Agent1 Transgress Credits -- For Transgress 1Stall on No AD Agent1 Transgress Credits -- For Transgress 2Stall on No AD Agent1 Transgress Credits -- For Transgress 3Stall on No AD Agent1 Transgress Credits -- For Transgress 4Stall on No AD Agent1 Transgress Credits -- For Transgress 5Stall on No AD Agent0 Transgress Credits -- For Transgress 0Stall on No AD Agent0 Transgress Credits -- For Transgress 1Stall on No AD Agent0 Transgress Credits -- For Transgress 2Stall on No AD Agent0 Transgress Credits -- For Transgress 3Stall on No AD Agent0 Transgress Credits -- For Transgress 4Stall on No AD Agent0 Transgress Credits -- For Transgress 5Snoop Responses Received Local -- RspFwdSnoop Responses Received -- RspFwdSnoops Sent -- Broadcast snoop for Local RequestsSnoops Sent -- Broadcast snoops for Remote RequestsSnoops Sent -- Directed snoops for Local RequestsSnoops Sent -- Directed snoops for Remote RequestsSnoops Sent -- Broadcast or directed Snoops sent for Local RequestsSnoops Sent -- Broadcast or directed Snoops sent for Remote RequestsSnoop Filter Eviction -- E stateSnoop Filter Eviction -- M stateSnoop Filter Eviction -- S stateTransgress Ingress Occupancy -- AD - BounceTransgress Ingress Occupancy -- AD - CreditTransgress Ingress Occupancy -- AK - BounceTransgress Ingress Occupancy -- BL - BounceTransgress Ingress Occupancy -- BL - CreditTransgress Ingress Occupancy -- IV - BounceTransgress Ingress Allocations -- AD - BounceTransgress Ingress Allocations -- AD - CreditTransgress Ingress Allocations -- AK - BounceTransgress Ingress Allocations -- BL - BounceTransgress Ingress Allocations -- BL - CreditTransgress Ingress Allocations -- IV - BounceTransgress Injection Starvation -- AD - BounceTransgress Injection Starvation -- AD - CreditTransgress Injection Starvation -- AK - BounceTransgress Injection Starvation -- BL - BounceTransgress Injection Starvation -- BL - CreditTransgress Injection Starvation -- IFV - CreditTransgress Injection Starvation -- IV - BounceTransgress Ingress Bypass -- AD - BounceTransgress Ingress Bypass -- AD - CreditTransgress Ingress Bypass -- AK - BounceTransgress Ingress Bypass -- BL - BounceTransgress Ingress Bypass -- BL - CreditTransgress Ingress Bypass -- IV - BounceWBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0WBQ Rejects -- Non UPI AK RequestWBQ Rejects -- Non UPI IV RequestRRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0RRQ Rejects -- Non UPI AK RequestRRQ Rejects -- Non UPI IV RequestRequest Queue Retries -- Allow SnoopRequest Queue Retries -- Merging these two together to make room for ANY_REJECT_*0Request Queue Retries -- LLC VictimRequest Queue Retries -- PhyAddr MatchRequest Queue Retries -- SF VictimRequest Queue Retries -- VictimRequest Queue Retries -- AD REQ on VN0Request Queue Retries -- AD RSP on VN0Request Queue Retries -- Non UPI AK RequestRequest Queue Retries -- BL NCB on VN0Request Queue Retries -- BL NCS on VN0Request Queue Retries -- BL RSP on VN0Request Queue Retries -- BL WB on VN0Request Queue Retries -- Non UPI IV RequestIngress (from CMS) Request Queue Rejects -- Allow SnoopIngress (from CMS) Request Queue Rejects -- ANY0Ingress (from CMS) Request Queue Rejects -- HAIngress (from CMS) Request Queue Rejects -- LLC OR SF WayIngress (from CMS) Request Queue Rejects -- LLC VictimIngress (from CMS) Request Queue Rejects -- PhyAddr MatchIngress (from CMS) Request Queue Rejects -- SF VictimIngress (from CMS) Request Queue Rejects -- VictimIngress (from CMS) Request Queue Rejects -- AD REQ on VN0Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0Ingress (from CMS) Request Queue Rejects -- Non UPI AK RequestIngress (from CMS) Request Queue Rejects -- BL NCB on VN0Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0Ingress (from CMS) Request Queue Rejects -- BL WB on VN0Ingress (from CMS) Request Queue Rejects -- Non UPI IV RequestOther Retries -- Merging these two together to make room for ANY_REJECT_*0Other Retries -- PhyAddr MatchOther Retries -- AD REQ on VN0Other Retries -- AD RSP on VN0Other Retries -- Non UPI AK RequestOther Retries -- BL NCB on VN0Other Retries -- BL NCS on VN0Other Retries -- BL RSP on VN0Other Retries -- Non UPI IV RequestIngress (from CMS) Occupancy -- IPQIngress (from CMS) Occupancy -- IRQIngress (from CMS) Occupancy -- RRQIngress (from CMS) Occupancy -- WBQISMQ Retries -- Non UPI AK RequestISMQ Retries -- Non UPI IV RequestISMQ Rejects -- Non UPI AK RequestISMQ Rejects -- Non UPI IV RequestIngress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0Ingress Probe Queue Rejects -- Allow SnoopIngress Probe Queue Rejects -- ANY0Ingress Probe Queue Rejects -- HAIngress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0Ingress Probe Queue Rejects -- LLC VictimIngress Probe Queue Rejects -- PhyAddr MatchIngress Probe Queue Rejects -- SF VictimIngress Probe Queue Rejects -- VictimIngress Probe Queue Rejects -- AD REQ on VN0Ingress Probe Queue Rejects -- AD RSP on VN0Ingress Probe Queue Rejects -- Non UPI AK RequestIngress Probe Queue Rejects -- BL NCB on VN0Ingress Probe Queue Rejects -- BL NCS on VN0Ingress Probe Queue Rejects -- BL RSP on VN0Ingress Probe Queue Rejects -- BL WB on VN0Ingress Probe Queue Rejects -- Non UPI IV RequestIngress (from CMS) Allocations -- IPQIngress (from CMS) Allocations -- IRQIngress (from CMS) Allocations -- IRQ RejectedIngress (from CMS) Allocations -- PRQIngress (from CMS) Allocations -- RRQIngress (from CMS) Allocations -- WBQSink Starvation on Vertical Ring -- ADSink Starvation on Vertical Ring -- Acknowledgements to coreSink Starvation on Vertical Ring -- Data Responses to coreSink Starvation on Vertical Ring -- Snoops of processors cachee.Sink Starvation on Horizontal Ring -- ADSink Starvation on Horizontal Ring -- AKSink Starvation on Horizontal Ring -- Acknowledgements to Agent 1Sink Starvation on Horizontal Ring -- BLSink Starvation on Horizontal Ring -- IVMessages that bounced on the Vertical Ring. -- ADMessages that bounced on the Vertical Ring. -- Acknowledgements to coreMessages that bounced on the Vertical Ring. -- Data Responses to coreMessages that bounced on the Vertical Ring. -- Snoops of processors cachee.Messages that bounced on the Horizontal Ring. -- ADMessages that bounced on the Horizontal Ring. -- AKMessages that bounced on the Horizontal Ring. -- BLMessages that bounced on the Horizontal Ring. -- IVRead and Write Requests -- InvalItoE LocalRead and Write Requests -- InvalItoE RemoteRead and Write Requests -- Reads LocalRead and Write Requests -- Reads RemoteRead and Write Requests -- Writes LocalRead and Write Requests -- Writes RemoteCHA iMC CHNx READ Credits Empty -- EDC0_SMI2CHA iMC CHNx READ Credits Empty -- EDC1_SMI3CHA iMC CHNx READ Credits Empty -- EDC2_SMI4CHA iMC CHNx READ Credits Empty -- EDC3_SMI5CHA iMC CHNx READ Credits Empty -- MC0_SMI0CHA iMC CHNx READ Credits Empty -- MC1_SMI1Cbo Misc -- CV0 Prefetch VictimLines Victimized -- Local - All LinesLines Victimized -- Local - Lines in E StateLines Victimized -- Local - Lines in F StateLines Victimized -- Local - Lines in M StateLines Victimized -- Local - Lines in S StateLines Victimized -- Remote - All LinesLines Victimized -- Remote - Lines in E StateLines Victimized -- Remote - Lines in F StateLines Victimized -- Remote - Lines in M StateLines Victimized -- Remote - Lines in S StateLines Victimized -- Lines in E StateLines Victimized -- Lines in F StateLines Victimized -- Lines in M StateLines Victimized -- Lines in S StateCache and Snoop Filter Lookups -- Any RequestCache and Snoop Filter Lookups -- Data Read RequestCache and Snoop Filter Lookups -- LocalCache and Snoop Filter Lookups -- RemoteCache and Snoop Filter Lookups -- External Snoop RequestCache and Snoop Filter Lookups -- Write RequestsCounts number of IODC deallocations -- IODC deallocated due to any reasonCounts number of IODC deallocations -- IODC deallocated due to conflicting transactionCounts number of IODC deallocations -- IODC deallocated due to WbMtoECounts number of IODC deallocations -- IODC deallocated due to WbMtoICounts number of IODC deallocations -- IODC deallocated due to WbPushMtoICounts Number of times IODC entry allocation is attempted -- Number of IODC allocationsCounts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC FullCounts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gateWrites Issued to the iMC by the HA -- Full Line Non-ISOCHWrites Issued to the iMC by the HA -- Full Line MIGWrites Issued to the iMC by the HA -- ISOCH Full LineWrites Issued to the iMC by the HA -- Partial Non-ISOCHWrites Issued to the iMC by the HA -- Partial MIGWrites Issued to the iMC by the HA -- ISOCH PartialHA to iMC Reads Issued -- NormalHA to iMC Reads Issued -- ISOCHHorizontal IV Ring in Use -- LeftHorizontal IV Ring in Use -- RightHorizontal BL Ring in Use -- Left and EvenHorizontal BL Ring in Use -- Left and OddHorizontal BL Ring in Use -- Right and EvenHorizontal BL Ring in Use -- Right and OddHorizontal AK Ring In Use -- Left and EvenHorizontal AK Ring In Use -- Left and OddHorizontal AK Ring In Use -- Right and EvenHorizontal AK Ring In Use -- Right and OddHorizontal AD Ring In Use -- Left and EvenHorizontal AD Ring In Use -- Left and OddHorizontal AD Ring In Use -- Right and EvenHorizontal AD Ring In Use -- Right and OddCounts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local requestCounts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote requestCounts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARedCounts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwnCounts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwnCounts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoSCounts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*Counts Number of Hits in HitMe Cache -- op is WbMtoECounts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoSFaST wire asserted -- HorizontalFaST wire asserted -- VerticalEgress Blocking due to Ordering requirements -- DownEgress Blocking due to Ordering requirements -- UpDirectory Updates -- from HA pipeDirectory Updates -- from TOR pipeCore Cross Snoops Issued -- Any Cycle with Multiple SnoopsCore Cross Snoops Issued -- Any Single SnoopCore Cross Snoops Issued -- Any Snoop to Remote NodeCore Cross Snoops Issued -- Multiple Core RequestsCore Cross Snoops Issued -- Single Core RequestsCore Cross Snoops Issued -- Core Request to Remote NodeCore Cross Snoops Issued -- Multiple EvictionCore Cross Snoops Issued -- Single EvictionCore Cross Snoops Issued -- Eviction to Remote NodeCore Cross Snoops Issued -- Multiple External SnoopsCore Cross Snoops Issued -- Single External SnoopsCore Cross Snoops Issued -- External Snoop to Remote NodeCore PMA Events -- C1 TransitionCore PMA Events -- C6 TransitionCHA to iMC Bypass -- Intermediate bypass TakenCHA to iMC Bypass -- Not TakenCMS Agent1 BL Credits Acquired -- For Transgress 0CMS Agent1 BL Credits Acquired -- For Transgress 1CMS Agent1 BL Credits Acquired -- For Transgress 2CMS Agent1 BL Credits Acquired -- For Transgress 3CMS Agent1 BL Credits Acquired -- For Transgress 4CMS Agent1 BL Credits Acquired -- For Transgress 5CMS Agent1 BL Credits Occupancy -- For Transgress 0CMS Agent1 BL Credits Occupancy -- For Transgress 1CMS Agent1 BL Credits Occupancy -- For Transgress 2CMS Agent1 BL Credits Occupancy -- For Transgress 3CMS Agent1 BL Credits Occupancy -- For Transgress 4CMS Agent1 BL Credits Occupancy -- For Transgress 5CMS Agent1 AD Credits Occupancy -- For Transgress 0CMS Agent1 AD Credits Occupancy -- For Transgress 1CMS Agent1 AD Credits Occupancy -- For Transgress 2CMS Agent1 AD Credits Occupancy -- For Transgress 3CMS Agent1 AD Credits Occupancy -- For Transgress 4CMS Agent1 AD Credits Occupancy -- For Transgress 5CMS Agent1 AD Credits Acquired -- For Transgress 0CMS Agent1 AD Credits Acquired -- For Transgress 1CMS Agent1 AD Credits Acquired -- For Transgress 2CMS Agent1 AD Credits Acquired -- For Transgress 3CMS Agent1 AD Credits Acquired -- For Transgress 4CMS Agent1 AD Credits Acquired -- For Transgress 5CMS Agent0 BL Credits Occupancy -- For Transgress 0CMS Agent0 BL Credits Occupancy -- For Transgress 1CMS Agent0 BL Credits Occupancy -- For Transgress 2CMS Agent0 BL Credits Occupancy -- For Transgress 3CMS Agent0 BL Credits Occupancy -- For Transgress 4CMS Agent0 BL Credits Occupancy -- For Transgress 5CMS Agent0 BL Credits Acquired -- For Transgress 0CMS Agent0 BL Credits Acquired -- For Transgress 1CMS Agent0 BL Credits Acquired -- For Transgress 2CMS Agent0 BL Credits Acquired -- For Transgress 3CMS Agent0 BL Credits Acquired -- For Transgress 4CMS Agent0 BL Credits Acquired -- For Transgress 5CMS Agent0 AD Credits Occupancy -- For Transgress 0CMS Agent0 AD Credits Occupancy -- For Transgress 1CMS Agent0 AD Credits Occupancy -- For Transgress 2CMS Agent0 AD Credits Occupancy -- For Transgress 3CMS Agent0 AD Credits Occupancy -- For Transgress 4CMS Agent0 AD Credits Occupancy -- For Transgress 5CMS Agent0 AD Credits Acquired -- For Transgress 0CMS Agent0 AD Credits Acquired -- For Transgress 1CMS Agent0 AD Credits Acquired -- For Transgress 2CMS Agent0 AD Credits Acquired -- For Transgress 3CMS Agent0 AD Credits Acquired -- For Transgress 4CMS Agent0 AD Credits Acquired -- For Transgress 5Intel SkylakeX CHA27 uncoreskx_unc_cha27uncore_cha_27Intel SkylakeX CHA26 uncoreskx_unc_cha26uncore_cha_26Intel SkylakeX CHA25 uncoreskx_unc_cha25uncore_cha_25Intel SkylakeX CHA24 uncoreskx_unc_cha24uncore_cha_24Intel SkylakeX CHA23 uncoreskx_unc_cha23uncore_cha_23Intel SkylakeX CHA22 uncoreskx_unc_cha22uncore_cha_22Intel SkylakeX CHA21 uncoreskx_unc_cha21uncore_cha_21Intel SkylakeX CHA20 uncoreskx_unc_cha20uncore_cha_20Intel SkylakeX CHA19 uncoreskx_unc_cha19uncore_cha_19Intel SkylakeX CHA18 uncoreskx_unc_cha18uncore_cha_18Intel SkylakeX CHA17 uncoreskx_unc_cha17uncore_cha_17Intel SkylakeX CHA16 uncoreskx_unc_cha16uncore_cha_16Intel SkylakeX CHA15 uncoreskx_unc_cha15uncore_cha_15Intel SkylakeX CHA14 uncoreskx_unc_cha14uncore_cha_14Intel SkylakeX CHA13 uncoreskx_unc_cha13uncore_cha_13Intel SkylakeX CHA12 uncoreskx_unc_cha12uncore_cha_12Intel SkylakeX CHA11 uncoreskx_unc_cha11uncore_cha_11Intel SkylakeX CHA10 uncoreskx_unc_cha10uncore_cha_10Intel SkylakeX CHA9 uncoreskx_unc_cha9uncore_cha_9Intel SkylakeX CHA8 uncoreskx_unc_cha8uncore_cha_8Intel SkylakeX CHA7 uncoreskx_unc_cha7uncore_cha_7Intel SkylakeX CHA6 uncoreskx_unc_cha6uncore_cha_6Intel SkylakeX CHA5 uncoreskx_unc_cha5uncore_cha_5Intel SkylakeX CHA4 uncoreskx_unc_cha4uncore_cha_4Intel SkylakeX CHA3 uncoreskx_unc_cha3uncore_cha_3Intel SkylakeX CHA2 uncoreskx_unc_cha2uncore_cha_2Intel SkylakeX CHA1 uncoreskx_unc_cha1uncore_cha_1Intel SkylakeX CHA0 uncoreskx_unc_cha0uncore_cha_0UNC_C_AG0_AD_CRD_ACQUIREDUNC_C_AG0_AD_CRD_OCCUPANCYUNC_C_AG0_BL_CRD_ACQUIREDUNC_C_AG0_BL_CRD_OCCUPANCYUNC_C_AG1_AD_CRD_ACQUIREDUNC_C_AG1_AD_CRD_OCCUPANCYUNC_C_AG1_BL_CRD_OCCUPANCYUNC_C_AG1_BL_CREDITS_ACQUIREDUNC_C_BYPASS_CHA_IMCUNC_C_CMS_CLOCKTICKSUNC_C_CORE_PMAUNC_C_CORE_SNPUNC_C_DIR_LOOKUPUNC_C_DIR_UPDATEUNC_C_EGRESS_ORDERINGUNC_C_HITME_HITUNC_C_HITME_LOOKUPUNC_C_HITME_MISSUNC_C_HITME_UPDATEUNC_C_HORZ_RING_AD_IN_USEUNC_C_HORZ_RING_AK_IN_USEUNC_C_HORZ_RING_BL_IN_USEUNC_C_HORZ_RING_IV_IN_USEUNC_C_IMC_READS_COUNTUNC_C_IMC_WRITES_COUNTUNC_C_IODC_ALLOCUNC_C_IODC_DEALLOCUNC_C_OSBUNC_C_READ_NO_CREDITSUNC_C_REQUESTSUNC_C_RING_BOUNCES_HORZUNC_C_RING_BOUNCES_VERTUNC_C_RING_SINK_STARVED_HORZUNC_C_RING_SINK_STARVED_VERTUNC_C_RXC_INSERTSUNC_C_RXC_IPQ0_REJECTUNC_C_RXC_IPQ1_REJECTUNC_C_RXC_IRQ0_REJECTUNC_C_RXC_IRQ1_REJECTUNC_C_RXC_ISMQ0_REJECTUNC_C_RXC_ISMQ0_RETRYUNC_C_RXC_ISMQ1_REJECTUNC_C_RXC_ISMQ1_RETRYUNC_C_RXC_OCCUPANCYUNC_C_RXC_OTHER0_RETRYUNC_C_RXC_OTHER1_RETRYUNC_C_RXC_PRQ0_REJECTUNC_C_RXC_PRQ1_REJECTUNC_C_RXC_REQ_Q0_RETRYUNC_C_RXC_REQ_Q1_RETRYUNC_C_RXC_RRQ0_REJECTUNC_C_RXC_RRQ1_REJECTUNC_C_RXC_WBQ0_REJECTUNC_C_RXC_WBQ1_REJECTUNC_C_RXR_BUSY_STARVEDUNC_C_RXR_BYPASSUNC_C_RXR_CRD_STARVEDUNC_C_SF_EVICTIONUNC_C_SNOOPS_SENTUNC_C_SNOOP_RESPUNC_C_SNOOP_RESP_LOCALUNC_C_TXR_HORZ_ADS_USEDUNC_C_TXR_HORZ_BYPASSUNC_C_TXR_HORZ_CYCLES_FULLUNC_C_TXR_HORZ_CYCLES_NEUNC_C_TXR_HORZ_INSERTSUNC_C_TXR_HORZ_NACKUNC_C_TXR_HORZ_OCCUPANCYUNC_C_TXR_HORZ_STARVEDUNC_C_TXR_VERT_ADS_USEDUNC_C_TXR_VERT_BYPASSUNC_C_TXR_VERT_CYCLES_FULLUNC_C_TXR_VERT_CYCLES_NEUNC_C_TXR_VERT_INSERTSUNC_C_TXR_VERT_NACKUNC_C_TXR_VERT_OCCUPANCYUNC_C_TXR_VERT_STARVEDUNC_C_VERT_RING_AD_IN_USEUNC_C_VERT_RING_AK_IN_USEUNC_C_VERT_RING_BL_IN_USEUNC_C_VERT_RING_IV_IN_USEUNC_C_WB_PUSH_MTOIUNC_C_WRITE_NO_CREDITSUNC_C_XSNP_RESPANY_RSPI_FWDFEANY_RSPS_FWDFEANY_RSPS_FWDMANY_RSP_HITFSECORE_RSPI_FWDFECORE_RSPI_FWDMCORE_RSPS_FWDFECORE_RSPS_FWDMCORE_RSP_HITFSEEVICT_RSPI_FWDFEEVICT_RSPI_FWDMEVICT_RSPS_FWDFEEVICT_RSPS_FWDMEVICT_RSP_HITFSEEXT_RSPI_FWDFEEXT_RSPI_FWDMEXT_RSPS_FWDFEEXT_RSPS_FWDMEXT_RSP_HITFSEEDC0_SMI2EDC1_SMI3EDC2_SMI4EDC3_SMI5MC0_SMI0MC1_SMI1WbPushMtoI -- Pushed to LLCVertical IV Ring in Use -- UpAD_AG0AD_AG1AK_AG0AK_AG1BL_AG0BL_AG1CMS Vertical ADS Used -- IVAK_BNCIV_BNCALL_HITIA_HITIA_MISSIO_HITIO_MISSTOR Occupancy -- MissTOR Occupancy -- IPQTOR Occupancy -- IRQTOR Occupancy -- PRQOPC0_SNP_CUROPC0_SNP_CODEOPC0_SNP_DATAOPC0_SNP_DATA_MIGOPC0_SNP_INV_OWNOPC0_SNP_INVOPC1_SNP_CUROPC1_SNP_CODEOPC1_SNP_DATAOPC1_SNP_DATA_MIGOPC1_SNP_INV_OWNOPC1_SNP_INVOPC0_RFOOPC0_CRDIRQ Opcode: Demand code readOPC0_DRDOPC0_PRDOPC0_WCILFOPC0_WCILOPC0_UCRDFOPC0_WILOPC0_WB_PUSH_HINTIRQ Opcode: TBDOPC0_WB_MTOIOPC0_WB_MTOEOPC0_WB_EFTOIOPC0_WB_EFTOEOPC0_ITOMOPC0_LLC_PF_RFOOPC0_LLC_PF_CODEOPC0_LLC_PF_DATAOPC0_INT_LOGOPC0_INT_PHYOPC0_PRI_UPOPC0_SPLIT_LOCKOPC0_LOCKOPC1_RFOOPC1_CRDOPC1_DRDOPC1_PRDOPC1_WCILFOPC1_WCILOPC1_UCRDFOPC1_WILOPC1_WB_PUSH_HINTOPC1_WB_MTOIOPC1_WB_MTOEOPC1_WB_EFTOIOPC1_WB_EFTOEOPC1_ITOMOPC1_LLC_PF_RFOOPC1_LLC_PF_CODEOPC1_LLC_PF_DATAOPC1_INT_LOGOPC1_INT_PHYOPC1_PRI_UPOPC1_SPLIT_LOCKOPC1_LOCKOPC0_RD_CUROPC0_RD_CODEOPC0_RD_DATAOPC0_RD_DATA_MIGOPC0_RD_INV_OWNOPC0_RD_INV_XTOIOPC0_RD_PUSH_HINTPRQ Opcode: Read push hintOPC0_RD_INV_ITOEOPC0_RD_INVOPC0_RD_INV_ITOMOPC1_RD_CUROPC1_RD_CODEOPC1_RD_DATAOPC1_RD_DATA_MIGOPC1_RD_INV_OWNOPC1_RD_INV_XTOIOPC1_RD_PUSH_HINTOPC1_RD_INV_ITOEOPC1_RD_INVOPC1_RD_INV_ITOMALL_IO_IATOR Inserts -- MissTOR Inserts -- IPQTOR Inserts -- IRQTOR Inserts -- PRQTGR0TGR1TGR2TGR3TGR4TGR5RSPFWDRSPCNFLCTSRSP_WBWBSnoops Sent -- AllBCST_LOCALBCST_REMOTEDIRECT_LOCALDIRECT_REMOTEIFVALLOW_SNPWBQ Rejects -- Allow SnoopWBQ Rejects -- ANY0WBQ Rejects -- HALLC_OR_SF_WAYLLC_VICTIMWBQ Rejects -- LLC VictimPA_MATCHWBQ Rejects -- PhyAddr MatchSF_VICTIMWBQ Rejects -- SF VictimWBQ Rejects -- VictimWBQ Rejects -- AD REQ on VN0AD_RSP_VN0WBQ Rejects -- AD RSP on VN0AK_NON_UPIBL_NCB_VN0WBQ Rejects -- BL NCB on VN0BL_NCS_VN0WBQ Rejects -- BL NCS on VN0BL_RSP_VN0WBQ Rejects -- BL RSP on VN0BL_WB_VN0WBQ Rejects -- BL WB on VN0IV_NON_UPIRRQ Rejects -- Allow SnoopRRQ Rejects -- ANY0RRQ Rejects -- HARRQ Rejects -- LLC VictimRRQ Rejects -- PhyAddr MatchRRQ Rejects -- SF VictimRRQ Rejects -- VictimRRQ Rejects -- AD REQ on VN0RRQ Rejects -- AD RSP on VN0RRQ Rejects -- BL NCB on VN0RRQ Rejects -- BL NCS on VN0RRQ Rejects -- BL RSP on VN0RRQ Rejects -- BL WB on VN0Request Queue Retries -- ANY0Request Queue Retries -- HAOther Retries -- Allow SnoopOther Retries -- ANY0Other Retries -- HAOther Retries -- LLC VictimOther Retries -- SF VictimOther Retries -- VictimOther Retries -- BL WB on VN0RRQWBQISMQ Retries -- ANY0ISMQ Retries -- HAISMQ Rejects -- ANY0ISMQ Rejects -- HAISMQ Retries -- AD REQ on VN0ISMQ Retries -- AD RSP on VN0ISMQ Retries -- BL NCB on VN0ISMQ Retries -- BL NCS on VN0ISMQ Retries -- BL RSP on VN0ISMQ Retries -- BL WB on VN0ISMQ Rejects -- AD REQ on VN0ISMQ Rejects -- AD RSP on VN0ISMQ Rejects -- BL NCB on VN0ISMQ Rejects -- BL NCS on VN0ISMQ Rejects -- BL RSP on VN0ISMQ Rejects -- BL WB on VN0CV0_PREF_MISSCbo Misc -- CV0 Prefetch MissCV0_PREF_VICLOCAL_ALLLOCAL_ELOCAL_FLOCAL_MREMOTE_ALLREMOTE_EREMOTE_FREMOTE_MTOTAL_ETOTAL_FTOTAL_MTOTAL_SSTATE_LLC_ILLC Invalid cacheline stateSTATE_SF_SSF Shared cacheline stateSTATE_SF_ESF Exclusive cacheline stateSTATE_SF_HSF H cacheline stateSTATE_LLC_SLLC Shared cacheline stateSTATE_LLC_ELLC Exclusive cacheline stateSTATE_LLC_MLLC Modified cacheline stateSTATE_LLC_FLLC Forward cacheline stateSTATE_CACHE_ANYSNPOUTWBPUSHMTOIINVITOMIODCFULLOSBGATEDFULL_MIGFULL_PRIORITYPARTIAL_MIGPARTIAL_PRIORITYLEFTRIGHTLEFT_EVENLEFT_ODDRIGHT_EVENRIGHT_ODDDEALLOCATEDEALLOCATE_RSPFWDI_LOCRSPFWDI_REMNOTSHARED_RDINVOWNREAD_OR_INVEX_RDSSHARED_OWNREQWBMTOI_OR_SIV_SNOOPGO_DNIV_SNOOPGO_UPANY_GTONEANY_ONEANY_REMOTECORE_GTONECORE_ONEEVICT_GTONEEVICT_ONEEVICT_REMOTEEXT_GTONEEXT_ONEEXT_REMOTEC1_STATECore PMA Events -- C1  StateC1_TRANSITIONC6_STATECore PMA Events -- C6 StateC6_TRANSITIONCore PMA Events -- GVINTERMEDIATECHA to iMC Bypass -- Taken[UNC_IIO=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d chmask=0x%x fcmsk=0x%x] %s
Number of double word (4 bytes) requests initiated by the main die to the attached device.Number of double word (4 bytes) requests the attached device made of the main die.Asserted if all bits specified by mask matchAsserted if any bits specified by mask matchGen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nSAlso known as Outbound.  Number of requests, to the attached device, initiated by the main die.Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.VTd Access -- context cache missOR Mask/match for debug bus -- Non-PCIE busOR Mask/match for debug bus -- Non-PCIE bus and PCIE busOR Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)OR Mask/match for debug bus -- PCIE busOR Mask/match for debug bus -- !(Non-PCIE bus) and PCIE busOR Mask/match for debug bus -- !(Non-PCIE bus) and !(PCIE bus)AND Mask/match for debug bus -- Non-PCIE busAND Mask/match for debug bus -- Non-PCIE bus and PCIE busAND Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)AND Mask/match for debug bus -- PCIE busAND Mask/match for debug bus -- !(Non-PCIE bus) and PCIE busAND Mask/match for debug bus -- Data requested of the CPU -- Atomic requests targeting DRAMData requested of the CPU -- Completion of atomic requests targeting DRAMData requested of the CPU -- Card reading from DRAMData requested by the CPU -- Core reading from any DRAM sourceMEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1Data requested of the CPU -- Card writing to DRAMData requested of the CPU -- MessagesData requested of the CPU -- Card reading from another Card (same or different stack)Data requested of the CPU -- Card writing to another Card (same or different stack)FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPLData requested by the CPU -- Core reading from Cards PCICFG spacceData requested by the CPU -- Core writing to Cards PCICFG spacceData requested by the CPU -- Core reading from Cards IO spacceData requested by the CPU -- Core writing to Cards IO spacceData requested by the CPU -- Core reading from Cards MMIO spacceData requested by the CPU -- Core reading from any sourceData requested by the CPU -- Core writing to Cards MMIO spacceData requested by the CPU -- Core writingMEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1Another card (different IIO stack) reading from this card.PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1Another card (different IIO stack) writing to this card.PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1PCIe Completion Buffer Inserts -- Port 0PCIe Completion Buffer Inserts -- Port 1PCIe Completion Buffer Inserts -- Port 2PCIe Completion Buffer Inserts -- Port 3PCIe Completion Buffer Inserts -- Any portIntel SkylakeX IIO5 uncoreskx_unc_iio5uncore_iio_5Intel SkylakeX IIO4 uncoreskx_unc_iio4uncore_iio_4Intel SkylakeX IIO3 uncoreskx_unc_iio3uncore_iio_3Intel SkylakeX IIO2 uncoreskx_unc_iio2uncore_iio_2Intel SkylakeX IIO1 uncoreskx_unc_iio1uncore_iio_1Intel SkylakeX IIO0 uncoreskx_unc_iio0uncore_iio_0UNC_IO_CLOCKTICKSIIO clockticksUNC_IO_COMP_BUF_INSERTSUNC_IO_COMP_BUF_OCCUPANCYUNC_IO_DATA_REQ_BY_CPUUNC_IO_DATA_REQ_OF_CPUUNC_IO_LINK_NUM_CORR_ERRUNC_IO_LINK_NUM_RETRIESUNC_IO_MASK_MATCHUNC_IO_MASK_MATCH_ANDUNC_IO_MASK_MATCH_ORUNC_IO_NOTHINGUNC_IO_SYMBOL_TIMESUNC_IO_TXN_REQ_BY_CPUUNC_IO_TXN_REQ_OF_CPUUNC_IO_VTD_ACCESSUNC_IO_VTD_OCCUPANCYCTXT_MISSVTd Access -- L1 missVTd Access -- L2 missVTd Access -- L3 missL4_PAGE_HITVTd Access -- Vtd hitTLB1_MISSVTd Access -- TLB missTLB_FULLVTd Access -- TLB is fullBUS0NOT_BUS0_BUS1NOT_BUS0_NOT_BUS1ATOMIC_PART0ATOMIC_PART1ATOMIC_PART2ATOMIC_PART3ATOMIC_VTD0ATOMIC_VTD1ATOMICCMP_PART0ATOMICCMP_PART1ATOMICCMP_PART2ATOMICCMP_PART3MEM_READ_PART0MEM_READ_PART1MEM_READ_PART2MEM_READ_PART3MEM_READ_VTD0MEM_READ_VTD1MEM_READ_ANYMEM_WRITE_PART0MEM_WRITE_PART1MEM_WRITE_PART2MEM_WRITE_PART3MEM_WRITE_VTD0MEM_WRITE_VTD1MSG_PART0MSG_PART1MSG_PART2MSG_PART3MSG_VTD0MSG_VTD1PEER_READ_PART0PEER_READ_PART1PEER_READ_PART2PEER_READ_PART3PEER_READ_VTD0PEER_READ_VTD1PEER_WRITE_PART0PEER_WRITE_PART1PEER_WRITE_PART2PEER_WRITE_PART3PEER_WRITE_VTD0PEER_WRITE_VTD1FC_POSTED_REQFC_NON_POSTED_REQNon-Posted requestsFC_CMPLCompletion requestsFC_ANYAny type of requestsCFG_READ_PART0CFG_READ_PART1CFG_READ_PART2CFG_READ_PART3CFG_READ_VTD0CFG_READ_VTD1CFG_WRITE_PART0CFG_WRITE_PART1CFG_WRITE_PART2CFG_WRITE_PART3CFG_WRITE_VTD0CFG_WRITE_VTD1IO_READ_PART0IO_READ_PART1IO_READ_PART2IO_READ_PART3IO_READ_VTD0IO_READ_VTD1IO_WRITE_PART0IO_WRITE_PART1IO_WRITE_PART2IO_WRITE_PART3IO_WRITE_VTD0IO_WRITE_VTD1MEM_WRITE_ANYPEER_READ_ANYPEER_WRITE_ANYPORT2ANY_PORTPORT0:PORT1:PORT2:PORT3Intel SkylakeX IMC5 uncoreskx_unc_imc5Intel SkylakeX IMC4 uncoreskx_unc_imc4Intel SkylakeX IMC3 uncoreskx_unc_imc3Intel SkylakeX IMC2 uncoreskx_unc_imc2Intel SkylakeX IMC1 uncoreskx_unc_imc1Intel SkylakeX IMC0 uncoreskx_unc_imc0Read Cass Access to RankWrite VAS to RankAccess to all banksAccess to Bank 0Access to Bank 1Access to Bank 2Access to Bank 3Access to Bank 4Access to Bank 5Access to Bank 6Access to Bank 7Access to Bank 8Access to Bank 9Access to Bank 10Access to Bank 11Access to Bank 12Access to Bank 13Access to Bank 14Access to Bank 15RD_ISOCHWR_ISOCHDRAM Clock ticks, fixed counter. Counts at half the DDR speed. Speed never changesDRAM Clock ticks, generic countersCounts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMiMC.Number of times not getting the requested major modeAccess to Bank Group 0 (Banks 0-3)Access to Bank Group 1 (Banks 4-7)Access to Bank Group 2 (Banks 8-11)Access to Bank Group 3 (Banks 12-15) -- Read CAS issued with HIGH priority -- Read CAS issued with LOW priority -- Read CAS issued with MEDIUM priority -- Read CAS issued with PANIC NON ISOCH priority (starved)Number of DRAM Refreshes Issued -- DRAM CAS (Column Address Strobe) Commands. -- All CASes issued.DRAM CAS (Column Address Strobe) Commands. -- All DRAM Reads (includes underfills)DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Read ISOCH ModeDRAM CAS (Column Address Strobe) Commands. -- All read CAS (w/ and w/out auto-pre)DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in RMMDRAM CAS (Column Address Strobe) Commands. -- Underfill Read IssuedDRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in WMMDRAM CAS (Column Address Strobe) Commands. -- All DRAM WR_CAS (both Modes)DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Write ISOCH ModeDRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Read Major ModeDRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Write Major ModeDRAM Activate Count -- Activate due to BypassUNC_I_TXR2_AD_STALL_CREDIT_CYCLESUNC_I_TXR2_BL_STALL_CREDIT_CYCLESP2P Transactions -- P2P completionsP2P Transactions -- match if local onlyP2P Transactions -- match if local and target matchesP2P Transactions -- P2P MessageP2P Transactions -- Match if remote onlyP2P Transactions -- match if remote and target matchesP2P Transactions -- P2P WritesMisc Events - Set 1 -- Lost Forward -- All Inserts Inbound (p2p + faf + cset) -- All Inserts Outbound (BL, AK, Snoops)Total Write Cache Occupancy -- SnoopsTotal Write Cache Occupancy -- MemIntel SkylakeX IRP uncoreskx_unc_irpIRP ClocksUNC_I_FAF_FULLUNC_I_FAF_INSERTSUNC_I_FAF_OCCUPANCYUNC_I_FAF_TRANSACTIONSUNC_I_IRP_ALLUNC_I_P2P_INSERTSP2P requests from the ITCUNC_I_P2P_OCCUPANCYP2P B & S Queue OccupancyUNC_I_P2P_TRANSACTIONSUNC_I_TXC_AK_INSERTSUNC_I_TXC_BL_DRS_CYCLES_FULLUNC_I_TXC_BL_DRS_INSERTSUNC_I_TXC_BL_DRS_OCCUPANCYUNC_I_TXC_BL_NCB_CYCLES_FULLUNC_I_TXC_BL_NCB_INSERTSUNC_I_TXC_BL_NCB_OCCUPANCYUNC_I_TXC_BL_NCS_CYCLES_FULLUNC_I_TXC_BL_NCS_INSERTSUNC_I_TXC_BL_NCS_OCCUPANCYUNC_I_TXS_DATA_INSERTS_NCBUNC_I_TXS_DATA_INSERTS_NCSUNC_I_TXS_REQUEST_OCCUPANCYLOC_AND_TGT_MATCHP2P Transactions -- P2P readsREM_AND_TGT_MATCHMisc Events - Set 0 -- INBOUND_INSERTSOUTBOUND_INSERTSIV_Q[UNC_M2M=0x%lx event=0x%x umask=0x%x en=%d edge=%d thres=%d] %s
UNC_M2_AG1_BL_CREDITS_ACQUIREDUNC_M2_DIRECT2CORE_NOT_TAKEN_DIRSTATEUNC_M2_DIRECT2CORE_TXN_OVERRIDEUNC_M2_DIRECT2UPI_NOT_TAKEN_CREDITSUNC_M2_DIRECT2UPI_NOT_TAKEN_DIRSTATEUNC_M2_DIRECT2UPI_TXN_OVERRIDEUNC_M2_PREFCAM_DEMAND_PROMOTIONSUNC_M2_RPQ_CYCLES_SPEC_CREDITSUNC_M2_STALL_NO_TXR_HORZ_CRD_AD_AG0UNC_M2_STALL_NO_TXR_HORZ_CRD_AD_AG1UNC_M2_STALL_NO_TXR_HORZ_CRD_BL_AG0UNC_M2_STALL_NO_TXR_HORZ_CRD_BL_AG1UNC_M2_TRACKER_PENDING_OCCUPANCYUNC_M2_TXC_AD_CREDITS_ACQUIREDUNC_M2_TXC_AD_CREDIT_OCCUPANCYUNC_M2_TXC_AD_NO_CREDIT_CYCLESUNC_M2_TXC_AD_NO_CREDIT_STALLEDUNC_M2_TXC_AK_CREDITS_ACQUIREDUNC_M2_TXC_AK_CREDIT_OCCUPANCYUNC_M2_TXC_AK_NO_CREDIT_CYCLESUNC_M2_TXC_AK_NO_CREDIT_STALLEDUNC_M2_TXC_BL_CREDITS_ACQUIREDUNC_M2_TXC_BL_CREDIT_OCCUPANCYUNC_M2_TXC_BL_NO_CREDIT_CYCLESUNC_M2_TXC_BL_NO_CREDIT_STALLEDUNC_M2_WPQ_CYCLES_SPEC_CREDITSUNC_M2_WRITE_TRACKER_CYCLES_FULLUNC_M2_WRITE_TRACKER_CYCLES_NEUNC_M2_WRITE_TRACKER_OCCUPANCYWrite Tracker Occupancy -- Channel 0Write Tracker Occupancy -- Channel 1Write Tracker Occupancy -- Channel 2Write Tracker Inserts -- Channel 0Write Tracker Inserts -- Channel 1Write Tracker Inserts -- Channel 2Write Tracker Cycles Not Empty -- Channel 0Write Tracker Cycles Not Empty -- Channel 1Write Tracker Cycles Not Empty -- Channel 2Write Tracker Cycles Full -- Channel 0Write Tracker Cycles Full -- Channel 1Write Tracker Cycles Full -- Channel 2M2M->iMC WPQ Cycles w/Credits - Special -- Channel 0M2M->iMC WPQ Cycles w/Credits - Special -- Channel 1M2M->iMC WPQ Cycles w/Credits - Special -- Channel 2M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 0M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 1M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 2BL Egress (to CMS) Occupancy -- AllBL Egress (to CMS) Occupancy -- Common Mesh Stop - Near SideBL Egress (to CMS) Occupancy -- Common Mesh Stop - Far SideCycles Stalled with No BL Egress (to CMS) Credits -- Common Mesh Stop - Near SideCycles Stalled with No BL Egress (to CMS) Credits -- Common Mesh Stop - Far SideCycles with No BL Egress (to CMS) Credits -- Common Mesh Stop - Near SideCycles with No BL Egress (to CMS) Credits -- Common Mesh Stop - Far SideBL Egress (to CMS) Allocations -- AllBL Egress (to CMS) Allocations -- Common Mesh Stop - Near SideBL Egress (to CMS) Allocations -- Common Mesh Stop - Far SideBL Egress (to CMS) Not Empty -- AllBL Egress (to CMS) Not Empty -- Common Mesh Stop - Near SideBL Egress (to CMS) Not Empty -- Common Mesh Stop - Far SideBL Egress (to CMS) Full -- AllBL Egress (to CMS) Full -- Common Mesh Stop - Near SideBL Egress (to CMS) Full -- Common Mesh Stop - Far SideBL Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Near SideBL Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Far SideBL Egress (to CMS) Credit Acquired -- Common Mesh Stop - Near SideBL Egress (to CMS) Credit Acquired -- Common Mesh Stop - Far SideAK Egress (to CMS) Sideband -- AK Egress (to CMS) Occupancy -- AllAK Egress (to CMS) Occupancy -- Common Mesh Stop - Near SideAK Egress (to CMS) Occupancy -- Common Mesh Stop - Far SideAK Egress (to CMS) Occupancy -- Read Credit RequestAK Egress (to CMS) Occupancy -- Write Compare RequestAK Egress (to CMS) Occupancy -- Write Credit RequestCycles Stalled with No AK Egress (to CMS) Credits -- Common Mesh Stop - Near SideCycles Stalled with No AK Egress (to CMS) Credits -- Common Mesh Stop - Far SideCycles with No AK Egress (to CMS) Credits -- Common Mesh Stop - Near SideCycles with No AK Egress (to CMS) Credits -- Common Mesh Stop - Far SideAK Egress (to CMS) Allocations -- AllAK Egress (to CMS) Allocations -- Common Mesh Stop - Near SideAK Egress (to CMS) Allocations -- Common Mesh Stop - Far SideAK Egress (to CMS) Allocations -- Prefetch Read Cam HitAK Egress (to CMS) Allocations -- Read Credit RequestAK Egress (to CMS) Allocations -- Write Compare RequestAK Egress (to CMS) Allocations -- Write Credit RequestAK Egress (to CMS) Not Empty -- AllAK Egress (to CMS) Not Empty -- Common Mesh Stop - Near SideAK Egress (to CMS) Not Empty -- Common Mesh Stop - Far SideAK Egress (to CMS) Not Empty -- Read Credit RequestAK Egress (to CMS) Not Empty -- Write Compare RequestAK Egress (to CMS) Not Empty -- Write Credit RequestAK Egress (to CMS) Full -- AllAK Egress (to CMS) Full -- Common Mesh Stop - Near SideAK Egress (to CMS) Full -- Common Mesh Stop - Far SideAK Egress (to CMS) Full -- Read Credit RequestAK Egress (to CMS) Full -- Write Compare RequestAK Egress (to CMS) Full -- Write Credit RequestAK Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Near SideAK Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Far SideAK Egress (to CMS) Credit Acquired -- Common Mesh Stop - Near SideAK Egress (to CMS) Credit Acquired -- Common Mesh Stop - Far SideOutbound Ring Transactions on AK -- CRD Transactions to CboOutbound Ring Transactions on AK -- NDR TransactionsTracker Occupancy -- Channel 0Tracker Occupancy -- Channel 1Tracker Occupancy -- Channel 2Tracker Cycles Not Empty -- Channel 0Tracker Cycles Not Empty -- Channel 1Tracker Cycles Not Empty -- Channel 2Tracker Cycles Full -- Channel 0Tracker Cycles Full -- Channel 1Tracker Cycles Full -- Channel 2M2M to iMC RPQ Cycles w/Credits - Special -- Channel 0M2M to iMC RPQ Cycles w/Credits - Special -- Channel 1M2M to iMC RPQ Cycles w/Credits - Special -- Channel 2M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 0M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 1M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 2Number Packet Header Matches -- MC MatchNumber Packet Header Matches -- Mesh MatchM2M Writes Issued to iMC -- All WritesM2M Writes Issued to iMC -- All, regardless of priority.M2M Writes Issued to iMC -- Full Line Non-ISOCHM2M Writes Issued to iMC -- ISOCH Full LineM2M Writes Issued to iMC -- Partial Non-ISOCHM2M Writes Issued to iMC -- ISOCH PartialM2M Reads Issued to iMC -- All, regardless of priority.M2M Reads Issued to iMC -- Critical PriorityM2M Reads Issued to iMC -- Normal PriorityDirectory Miss -- On NonDirty Line in A StateDirectory Miss -- On NonDirty Line in I StateDirectory Miss -- On NonDirty Line in L StateDirectory Miss -- On NonDirty Line in S StateDirectory Miss -- On Dirty Line in A StateDirectory Miss -- On Dirty Line in I StateDirectory Miss -- On Dirty Line in L StateDirectory Miss -- On Dirty Line in S StateDirectory Lookups -- Any stateDirectory Hit -- On NonDirty Line in A StateDirectory Hit -- On NonDirty Line in I StateDirectory Hit -- On NonDirty Line in L StateDirectory Hit -- On NonDirty Line in S StateDirectory Hit -- On Dirty Line in A StateDirectory Hit -- On Dirty Line in I StateDirectory Hit -- On Dirty Line in L StateDirectory Hit -- On Dirty Line in S StateM2M to iMC Bypass -- Not TakenCMS Agent0 Credits Occupancy -- For Transgress 0CMS Agent0 Credits Occupancy -- For Transgress 1CMS Agent0 Credits Occupancy -- For Transgress 2CMS Agent0 Credits Occupancy -- For Transgress 3CMS Agent0 Credits Occupancy -- For Transgress 4CMS Agent0 Credits Occupancy -- For Transgress 5CMS Agent0 Credits Acquired -- For Transgress 0CMS Agent0 Credits Acquired -- For Transgress 1CMS Agent0 Credits Acquired -- For Transgress 2CMS Agent0 Credits Acquired -- For Transgress 3CMS Agent0 Credits Acquired -- For Transgress 4CMS Agent0 Credits Acquired -- For Transgress 5Intel SkylakeX M2M1 uncoreskx_unc_m2m1uncore_m2m_1Intel SkylakeX M2M0 uncoreskx_unc_m2m0uncore_m2m_0UNC_M2_AG0_AD_CRD_ACQUIREDUNC_M2_AG0_AD_CRD_OCCUPANCYUNC_M2_AG0_BL_CRD_ACQUIREDUNC_M2_AG0_BL_CRD_OCCUPANCYUNC_M2_AG1_AD_CRD_ACQUIREDUNC_M2_AG1_AD_CRD_OCCUPANCYUNC_M2_AG1_BL_CRD_OCCUPANCYUNC_M2_BYPASS_M2M_EGRESSUNC_M2_BYPASS_M2M_INGRESSUNC_M2_CLOCKTICKSUNC_M2_CMS_CLOCKTICKSUNC_M2_DIRECT2CORE_TAKENUNC_M2_DIRECT2UPI_TAKENUNC_M2_DIRECTORY_HITUNC_M2_DIRECTORY_LOOKUPUNC_M2_DIRECTORY_MISSUNC_M2_DIRECTORY_UPDATEUNC_M2_EGRESS_ORDERINGUNC_M2_FAST_ASSERTEDUNC_M2_HORZ_RING_AD_IN_USEUNC_M2_HORZ_RING_AK_IN_USEUNC_M2_HORZ_RING_BL_IN_USEUNC_M2_HORZ_RING_IV_IN_USEUNC_M2_IMC_READSUNC_M2_IMC_WRITESUNC_M2_PKT_MATCHUNC_M2_PREFCAM_CYCLES_FULLUNC_M2_PREFCAM_CYCLES_NEUNC_M2_PREFCAM_INSERTSUNC_M2_PREFCAM_OCCUPANCYUNC_M2_RING_BOUNCES_HORZUNC_M2_RING_BOUNCES_VERTUNC_M2_RING_SINK_STARVED_HORZUNC_M2_RING_SINK_STARVED_VERTUNC_M2_RING_SRC_THRTLUNC_M2_RPQ_CYCLES_REG_CREDITSUNC_M2_RXC_AD_CYCLES_FULLUNC_M2_RXC_AD_CYCLES_NEUNC_M2_RXC_AD_INSERTSUNC_M2_RXC_AD_OCCUPANCYUNC_M2_RXC_BL_CYCLES_FULLUNC_M2_RXC_BL_CYCLES_NEUNC_M2_RXC_BL_INSERTSUNC_M2_RXC_BL_OCCUPANCYUNC_M2_RXR_BUSY_STARVEDUNC_M2_RXR_BYPASSUNC_M2_RXR_CRD_STARVEDUNC_M2_RXR_INSERTSUNC_M2_RXR_OCCUPANCYUNC_M2_TGR_AD_CREDITSUNC_M2_TGR_BL_CREDITSUNC_M2_TRACKER_CYCLES_FULLUNC_M2_TRACKER_CYCLES_NEUNC_M2_TRACKER_INSERTSUNC_M2_TRACKER_OCCUPANCYUNC_M2_TXC_AD_CYCLES_FULLUNC_M2_TXC_AD_CYCLES_NEUNC_M2_TXC_AD_INSERTSUNC_M2_TXC_AD_OCCUPANCYUNC_M2_TXC_AKUNC_M2_TXC_AK_CYCLES_FULLUNC_M2_TXC_AK_CYCLES_NEUNC_M2_TXC_AK_INSERTSUNC_M2_TXC_AK_OCCUPANCYUNC_M2_TXC_AK_SIDEBANDUNC_M2_TXC_BLUNC_M2_TXC_BL_CYCLES_FULLUNC_M2_TXC_BL_CYCLES_NEUNC_M2_TXC_BL_INSERTSUNC_M2_TXC_BL_OCCUPANCYUNC_M2_TXR_HORZ_ADS_USEDUNC_M2_TXR_HORZ_BYPASSUNC_M2_TXR_HORZ_CYCLES_FULLUNC_M2_TXR_HORZ_CYCLES_NEUNC_M2_TXR_HORZ_INSERTSUNC_M2_TXR_HORZ_NACKUNC_M2_TXR_HORZ_OCCUPANCYUNC_M2_TXR_HORZ_STARVEDUNC_M2_TXR_VERT_ADS_USEDUNC_M2_TXR_VERT_BYPASSUNC_M2_TXR_VERT_CYCLES_FULLUNC_M2_TXR_VERT_CYCLES_NEUNC_M2_TXR_VERT_INSERTSUNC_M2_TXR_VERT_NACKUNC_M2_TXR_VERT_OCCUPANCYUNC_M2_TXR_VERT_STARVEDUNC_M2_VERT_RING_AD_IN_USEUNC_M2_VERT_RING_AK_IN_USEUNC_M2_VERT_RING_BL_IN_USEUNC_M2_VERT_RING_IV_IN_USEUNC_M2_WPQ_CYCLES_REG_CREDITSUNC_M2_WRITE_TRACKER_INSERTSCMS0CMS1DRS_UPIRDCRDWRCMPWRCRDPREF_RD_CAM_HITRDCRD0RDCRD1WRCMP0WRCMP1WRCRD0WRCRD1Tracker Inserts -- Channel 0Tracker Inserts -- Channel 1Tracker Inserts -- Channel 2MESHFROM_TRANSGRESSNIDirectory Updates -- A2IDirectory Updates -- A2SDirectory Updates -- AnyDirectory Updates -- I2ADirectory Updates -- I2SDirectory Updates -- S2ADirectory Updates -- S2ICLEAN_ACLEAN_ICLEAN_PCLEAN_SDIRTY_ADIRTY_IDIRTY_PDIRTY_SSTATE_ADirectory Lookups -- A StateDirectory Lookups -- I StateDirectory Lookups -- S StateM2M to iMC Bypass -- Taken[UNC_M3UPI=0x%lx event=0x%x umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
UNC_M3_AG1_BL_CREDITS_ACQUIREDCounts the number of uclks in the M3 uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However, because the M3 is close to the Ubox, they generally should not diverge by more than a handful of cycles.Count cases BL sends direct to coreCases where SMI3 sends D2U commandNo vn0 and vna credits available to send to M2Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)VN0 message requested but lost arbitrationVN1 message requested but lost arbitrationVN0 message was not able to request arbitration while some other message won arbitrationVN1 message was not able to request arbitration while some other message won arbitrationVN0 message is blocked from requesting arbitration due to lack of remote UPI creditsVN1 message is blocked from requesting arbitration due to lack of remote UPI creditsNumber ot times message is bypassed around the Ingress QueueCount cases where Ingress VN0 packets lost the contest for Flit Slot 0.Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.UNC_M3_RXC_FLITS_DATA_NOT_SENTData flit is ready for transmission but could not be sentEvents related to Header Flit Generation - Set 1Events related to Header Flit Generation - Set 2header flit is ready for transmission but could not be sentCounts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1AD arb but no win; arb request asserted but not wonCounts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)Number of cycles the AD Egress queue is Not EmptyCounts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latencyOutcome of SnpF pending arbitrationUNC_M3_TXC_AD_SPEC_ARB_CRD_AVAILAD speculative arb request with prior cycle credit check complete and credit availUNC_M3_TXC_AD_SPEC_ARB_NEW_MSGAD speculative arb request due to new message arriving on a specific channel (MC/VN)UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PENDAD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)BL arb but no win; arb request asserted but not wonNumber of cycles the BL Egress queue is Not EmptyUNC_M3_TXC_BL_SPEC_ARB_NEW_MSGBL speculative arb request due to new message arriving on a specific channel (MC/VN)UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PENDBL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)UNC_M3_UPI_PEER_AD_CREDITS_EMPTYNo credits available to send to UPIs on the AD RingUNC_M3_UPI_PEER_BL_CREDITS_EMPTYNo credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)Count cases where FlowQ causes spawn of Prefetch to iMC/SMI3 targetNumber of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.Number of Cycles there were no VN0 CreditsNumber of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.Number of Cycles there were no VN1 CreditsUPI0 BL Credits Empty -- VN0 RSP MessagesUPI0 BL Credits Empty -- VN0 REQ MessagesUPI0 BL Credits Empty -- VN0 SNP MessagesUPI0 BL Credits Empty -- VN1 RSP MessagesUPI0 BL Credits Empty -- VN1 REQ MessagesUPI0 BL Credits Empty -- VN1 SNP MessagesUPI0 AD Credits Empty -- VN0 REQ MessagesUPI0 AD Credits Empty -- VN0 RSP MessagesUPI0 AD Credits Empty -- VN0 SNP MessagesUPI0 AD Credits Empty -- VN1 REQ MessagesUPI0 AD Credits Empty -- VN1 RSP MessagesUPI0 AD Credits Empty -- VN1 SNP MessagesSpeculative ARB for AD Failed - No Credit -- VN0 NCB MessagesSpeculative ARB for AD Failed - No Credit -- VN0 NCS MessagesSpeculative ARB for AD Failed - No Credit -- VN0 RSP MessagesSpeculative ARB for AD Failed - No Credit -- VN0 WB MessagesSpeculative ARB for AD Failed - No Credit -- VN1 NCS MessagesSpeculative ARB for AD Failed - No Credit -- VN1 NCB MessagesSpeculative ARB for AD Failed - No Credit -- VN1 RSP MessagesSpeculative ARB for AD Failed - No Credit -- VN1 WB MessagesSpeculative ARB for BL  - New Message -- VN0 WB MessagesSpeculative ARB for BL  - New Message -- VN0 NCS MessagesSpeculative ARB for BL  - New Message -- VN1 WB MessagesSpeculative ARB for BL  - New Message -- VN1 NCB MessagesSpeculative ARB for BL  - New Message -- VN1 RSP MessagesBL Flow Q Occupancy -- VN0 NCB MessagesBL Flow Q Occupancy -- VN0 NCS MessagesBL Flow Q Occupancy -- VN0 RSP MessagesBL Flow Q Occupancy -- VN0 WB MessagesBL Flow Q Occupancy -- VN1_NCS MessagesBL Flow Q Occupancy -- VN1_NCB MessagesBL Flow Q Occupancy -- VN1 RSP MessagesBL Flow Q Occupancy -- VN1 WB MessagesBL Flow Q Inserts -- VN0 RSP MessagesBL Flow Q Inserts -- VN0 WB MessagesBL Flow Q Inserts -- VN0 NCS MessagesBL Flow Q Inserts -- VN0 NCB MessagesBL Flow Q Inserts -- VN1 RSP MessagesBL Flow Q Inserts -- VN1 WB MessagesBL Flow Q Inserts -- VN1_NCB MessagesBL Flow Q Inserts -- VN1_NCS MessagesBL Flow Q Not Empty -- VN0 REQ MessagesBL Flow Q Not Empty -- VN0 RSP MessagesBL Flow Q Not Empty -- VN0 SNP MessagesBL Flow Q Not Empty -- VN0 WB MessagesBL Flow Q Not Empty -- VN1 REQ MessagesBL Flow Q Not Empty -- VN1 RSP MessagesBL Flow Q Not Empty -- VN1 SNP MessagesBL Flow Q Not Empty -- VN1 WB MessagesFailed ARB for BL -- VN0 NCB MessagesFailed ARB for BL -- VN0 NCS MessagesFailed ARB for BL -- VN0 RSP MessagesFailed ARB for BL -- VN0 WB MessagesFailed ARB for BL -- VN1 NCS MessagesFailed ARB for BL -- VN1 NCB MessagesFailed ARB for BL -- VN1 RSP MessagesFailed ARB for BL -- VN1 WB MessagesSpeculative ARB for AD  - No Credit -- VN0 REQ MessagesSpeculative ARB for AD  - No Credit -- VN0 RSP MessagesSpeculative ARB for AD  - No Credit -- VN0 SNP MessagesSpeculative ARB for AD  - No Credit -- VN0 WB MessagesSpeculative ARB for AD  - No Credit -- VN1 REQ MessagesSpeculative ARB for AD  - No Credit -- VN1 RSP MessagesSpeculative ARB for AD  - No Credit -- VN1 SNP MessagesSpeculative ARB for AD  - No Credit -- VN1 WB MessagesSpeculative ARB for AD  - New Message -- VN0 REQ MessagesSpeculative ARB for AD  - New Message -- VN0 SNP MessagesSpeculative ARB for AD  - New Message -- VN0 WB MessagesSpeculative ARB for AD  - New Message -- VN1 REQ MessagesSpeculative ARB for AD  - New Message -- VN1 SNP MessagesSpeculative ARB for AD  - New Message -- VN1 WB MessagesSpeculative ARB for AD  -  Credit Available -- VN0 REQ MessagesSpeculative ARB for AD  -  Credit Available -- VN0 SNP MessagesSpeculative ARB for AD  -  Credit Available -- VN0 WB MessagesSpeculative ARB for AD  -  Credit Available -- VN1 REQ MessagesSpeculative ARB for AD  -  Credit Available -- VN1 SNP MessagesSpeculative ARB for AD  -  Credit Available -- VN1 WB MessagesSnoop Arbitration -- FlowQ WonSnoop Arbitration -- FlowQ SnpF WonNumber of Snoop Targets -- CHA on VN0Number of Snoop Targets -- Non Idle cycles on VN0Number of Snoop Targets -- Peer UPI0 on VN0Number of Snoop Targets -- Peer UPI1 on VN0Number of Snoop Targets -- CHA on VN1Number of Snoop Targets -- Non Idle cycles on VN1Number of Snoop Targets -- Peer UPI0 on VN1Number of Snoop Targets -- Peer UPI1 on VN1AD Flow Q Occupancy -- VN0 REQ MessagesAD Flow Q Occupancy -- VN0 RSP MessagesAD Flow Q Occupancy -- VN0 SNP MessagesAD Flow Q Occupancy -- VN0 WB MessagesAD Flow Q Occupancy -- VN1 REQ MessagesAD Flow Q Occupancy -- VN1 RSP MessagesAD Flow Q Occupancy -- VN1 SNP MessagesAD Flow Q Inserts -- VN0 REQ MessagesAD Flow Q Inserts -- VN0 RSP MessagesAD Flow Q Inserts -- VN0 SNP MessagesAD Flow Q Inserts -- VN0 WB MessagesAD Flow Q Inserts -- VN1 REQ MessagesAD Flow Q Inserts -- VN1 RSP MessagesAD Flow Q Inserts -- VN1 SNP MessagesAD Flow Q Not Empty -- VN0 REQ MessagesAD Flow Q Not Empty -- VN0 RSP MessagesAD Flow Q Not Empty -- VN0 SNP MessagesAD Flow Q Not Empty -- VN0 WB MessagesAD Flow Q Not Empty -- VN1 REQ MessagesAD Flow Q Not Empty -- VN1 RSP MessagesAD Flow Q Not Empty -- VN1 SNP MessagesAD Flow Q Not Empty -- VN1 WB MessagesFailed ARB for AD -- VN0 REQ MessagesFailed ARB for AD -- VN0 RSP MessagesFailed ARB for AD -- VN0 SNP MessagesFailed ARB for AD -- VN0 WB MessagesFailed ARB for AD -- VN1 REQ MessagesFailed ARB for AD -- VN1 RSP MessagesFailed ARB for AD -- VN1 SNP MessagesFailed ARB for AD -- VN1 WB MessagesRemote VNA Credits -- Any In UseRemote VNA Credits -- CorrectedRemote VNA Credits -- Level < 1Remote VNA Credits -- Level < 4Remote VNA Credits -- Level < 5SMI3 Prefetch Messages -- Lost ArbitrationSMI3 Prefetch Messages -- ArrivedSMI3 Prefetch Messages -- Dropped - OldSMI3 Prefetch Messages -- Dropped - WrapSMI3 Prefetch Messages -- SlottedVN1 message cant slot into flit -- REQ on AADVN1 message cant slot into flit -- RSP on AADVN1 message cant slot into flit -- SNP on AADVN1 message cant slot into flit -- NCB on BBLVN1 message cant slot into flit -- NCS on BBLVN1 message cant slot into flit -- RSP on BBLVN1 message cant slot into flit -- WB on BBLVN0 message cant slot into flit -- REQ on AADVN0 message cant slot into flit -- RSP on AADVN0 message cant slot into flit -- SNP on AADVN0 message cant slot into flit -- NCB on BBLVN0 message cant slot into flit -- NCS on BBLVN0 message cant slot into flit -- RSP on BBLVN0 message cant slot into flit -- WB on BBLVN1 Ingress (from CMS) Queue - Occupancy -- REQ on ADVN1 Ingress (from CMS) Queue - Occupancy -- RSP on ADVN1 Ingress (from CMS) Queue - Occupancy -- SNP on ADVN1 Ingress (from CMS) Queue - Occupancy -- NCB on BLVN1 Ingress (from CMS) Queue - Occupancy -- NCS on BLVN1 Ingress (from CMS) Queue - Occupancy -- RSP on BLVN1 Ingress (from CMS) Queue - Occupancy -- WB on BLVN0 Ingress (from CMS) Queue - Occupancy -- REQ on ADVN0 Ingress (from CMS) Queue - Occupancy -- RSP on ADVN0 Ingress (from CMS) Queue - Occupancy -- SNP on ADVN0 Ingress (from CMS) Queue - Occupancy -- NCB on BLVN0 Ingress (from CMS) Queue - Occupancy -- NCS on BLVN0 Ingress (from CMS) Queue - Occupancy -- RSP on BLVN0 Ingress (from CMS) Queue - Occupancy -- WB on BLVN1 Ingress (from CMS) Queue - Inserts -- REQ on ADVN1 Ingress (from CMS) Queue - Inserts -- RSP on ADVN1 Ingress (from CMS) Queue - Inserts -- SNP on ADVN1 Ingress (from CMS) Queue - Inserts -- NCB on BLVN1 Ingress (from CMS) Queue - Inserts -- NCS on BLVN1 Ingress (from CMS) Queue - Inserts -- RSP on BLVN1 Ingress (from CMS) Queue - Inserts -- WB on BLVN0 Ingress (from CMS) Queue - Inserts -- REQ on ADVN0 Ingress (from CMS) Queue - Inserts -- RSP on ADVN0 Ingress (from CMS) Queue - Inserts -- SNP on ADVN0 Ingress (from CMS) Queue - Inserts -- NCB on BLVN0 Ingress (from CMS) Queue - Inserts -- NCS on BLVN0 Ingress (from CMS) Queue - Inserts -- RSP on BLVN0 Ingress (from CMS) Queue - Inserts -- WB on BLMessage Held -- Parallel AD LostMessage Held -- Parallel AttemptMessage Held -- Parallel BL LostMessage Held -- Parallel SuccessHeader Not Sent -- No BGF CreditsHeader Not Sent -- No BGF Credits + No Extra Message SlottedHeader Not Sent -- No TxQ CreditsHeader Not Sent -- No TxQ Credits + No Extra Message SlottedHeader Not Sent -- Sent - One Slot TakenHeader Not Sent -- Sent - Three Slots TakenHeader Not Sent -- Sent - Two Slots TakenFlit Gen - Header 2 -- Rate-matching StallFlit Gen - Header 2 -- Rate-matching Stall - No MessageFlit Gen - Header 1 -- AccumulateFlit Gen - Header 1 -- Accumulate ReadyFlit Gen - Header 1 -- Accumulate WastedFlit Gen - Header 1 -- Run-Ahead - BlockedFlit Gen - Header 1 -- Run-Ahead - MessageFlit Gen - Header 1 -- Parallel OkFlit Gen - Header 1 -- Parallel Flit FinishedFlit Gen - Header 1 -- Parallel MessageSlotting BL Message Into Header Flit -- AllSlotting BL Message Into Header Flit -- Needs Data FlitSlotting BL Message Into Header Flit -- Wait on Pump 0Slotting BL Message Into Header Flit -- Don't Need Pump 1Slotting BL Message Into Header Flit -- Don't Need Pump 1 - BubbleSlotting BL Message Into Header Flit -- Don't Need Pump 1 - Not AvailSlotting BL Message Into Header Flit -- Wait on Pump 1Sent Header Flit -- One MessageSent Header Flit -- One Message in non-VNASent Header Flit -- Two MessagesSent Header Flit -- Three MessagesGenerating BL Data Flit Sequence -- Wait on Pump 0Generating BL Data Flit Sequence -- Generating BL Data Flit Sequence -- Wait on Pump 1Data Flit Not Sent -- No BGF CreditsData Flit Not Sent -- No TxQ CreditsVN1 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on ADVN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on ADVN1 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on ADVN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BLVN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BLVN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BLVN1 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BLVN0 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on ADVN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on ADVN0 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on ADVN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BLVN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BLVN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BLVN0 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BLCredit Occupancy -- D2K CreditsCredit Occupancy -- Packets in BGF FIFOCredit Occupancy -- Packets in BGF PathCredit Occupancy -- Transmit CreditsCredit Occupancy -- VNA In UseMiscellaneous Credit Events -- Any In BGF FIFOMiscellaneous Credit Events -- Any in BGF PathMiscellaneous Credit Events -- No D2K For ArbVN1 message lost contest for flit -- REQ on ADVN1 message lost contest for flit -- RSP on ADVN1 message lost contest for flit -- SNP on ADVN1 message lost contest for flit -- NCB on BLVN1 message lost contest for flit -- NCS on BLVN1 message lost contest for flit -- RSP on BLVN1 message lost contest for flit -- WB on BLVN0 message lost contest for flit -- REQ on ADVN0 message lost contest for flit -- RSP on ADVN0 message lost contest for flit -- SNP on ADVN0 message lost contest for flit -- NCB on BLVN0 message lost contest for flit -- NCS on BLVN0 message lost contest for flit -- RSP on BLVN0 message lost contest for flit -- WB on BLIngress Queue Bypasses -- AD to Slot 0 on BL ArbIngress Queue Bypasses -- AD to Slot 0 on IdleIngress Queue Bypasses -- AD + BL to Slot 1Ingress Queue Bypasses -- AD + BL to Slot 2No Credits to Arb for VN1 -- REQ on ADNo Credits to Arb for VN1 -- RSP on ADNo Credits to Arb for VN1 -- SNP on ADNo Credits to Arb for VN1 -- NCB on BLNo Credits to Arb for VN1 -- NCS on BLNo Credits to Arb for VN1 -- RSP on BLNo Credits to Arb for VN1 -- WB on BLNo Credits to Arb for VN0 -- REQ on ADNo Credits to Arb for VN0 -- RSP on ADNo Credits to Arb for VN0 -- SNP on ADNo Credits to Arb for VN0 -- NCB on BLNo Credits to Arb for VN0 -- NCS on BLNo Credits to Arb for VN0 -- RSP on BLNo Credits to Arb for VN0 -- WB on BLCant Arb for VN1 -- REQ on AADCant Arb for VN1 -- RSP on AADCant Arb for VN1 -- SNP on AADCant Arb for VN1 -- NCB on BBLCant Arb for VN1 -- NCS on BBLCant Arb for VN1 -- RSP on BBLCant Arb for VN0 -- REQ on AADCant Arb for VN0 -- RSP on AADCant Arb for VN0 -- SNP on AADCant Arb for VN0 -- NCB on BBLCant Arb for VN0 -- NCS on BBLCant Arb for VN0 -- RSP on BBLArb Miscellaneous -- AD, BL Parallel WinArb Miscellaneous -- No Progress on Pending AD VN0Arb Miscellaneous -- No Progress on Pending AD VN1Arb Miscellaneous -- No Progress on Pending BL VN0Arb Miscellaneous -- No Progress on Pending BL VN1Arb Miscellaneous -- Parallel Bias to VN0Arb Miscellaneous -- Parallel Bias to VN1Multi Slot Flit Received -- AD - Slot 0Multi Slot Flit Received -- AD - Slot 1Multi Slot Flit Received -- AD - Slot 2Multi Slot Flit Received -- AK - Slot 0Multi Slot Flit Received -- AK - Slot 2Multi Slot Flit Received -- BL - Slot 0M2 BL Credits Empty -- IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)M2 BL Credits Empty -- All IIO targets for NCS are in single mask. ORs them togetherM2 BL Credits Empty -- Selected M2p BL NCS creditsCBox AD Credits Empty -- RequestsCBox AD Credits Empty -- SnoopsCBox AD Credits Empty -- VNA MessagesCBox AD Credits Empty -- WritebacksIntel SkylakeX M3UPI2 uncoreskx_unc_m3upi2uncore_m3upi_2Intel SkylakeX M3UPI1 uncoreskx_unc_m3upi1uncore_m3upi_1Intel SkylakeX M3UPI0 uncoreskx_unc_m3upi0uncore_m3upi_0UNC_M3_AG0_AD_CRD_ACQUIREDUNC_M3_AG0_AD_CRD_OCCUPANCYUNC_M3_AG0_BL_CRD_ACQUIREDUNC_M3_AG0_BL_CRD_OCCUPANCYUNC_M3_AG1_AD_CRD_ACQUIREDUNC_M3_AG1_AD_CRD_OCCUPANCYUNC_M3_AG1_BL_CRD_OCCUPANCYUNC_M3_CHA_AD_CREDITS_EMPTYUNC_M3_CLOCKTICKSUNC_M3_CMS_CLOCKTICKSUNC_M3_D2C_SENTUNC_M3_D2U_SENTUNC_M3_EGRESS_ORDERINGUNC_M3_FAST_ASSERTEDUNC_M3_HORZ_RING_AD_IN_USEUNC_M3_HORZ_RING_AK_IN_USEUNC_M3_HORZ_RING_BL_IN_USEUNC_M3_HORZ_RING_IV_IN_USEUNC_M3_M2_BL_CREDITS_EMPTYUNC_M3_MULTI_SLOT_RCVDUNC_M3_RING_BOUNCES_HORZUNC_M3_RING_BOUNCES_VERTUNC_M3_RING_SINK_STARVED_HORZUNC_M3_RING_SINK_STARVED_VERTUNC_M3_RING_SRC_THRTLUNC_M3_RXC_ARB_LOST_VN0UNC_M3_RXC_ARB_LOST_VN1UNC_M3_RXC_ARB_MISCUNC_M3_RXC_ARB_NOAD_REQ_VN0UNC_M3_RXC_ARB_NOAD_REQ_VN1UNC_M3_RXC_ARB_NOCRED_VN0UNC_M3_RXC_ARB_NOCRED_VN1UNC_M3_RXC_BYPASSEDUNC_M3_RXC_COLLISION_VN0UNC_M3_RXC_COLLISION_VN1UNC_M3_RXC_CRD_MISCUNC_M3_RXC_CRD_OCCUNC_M3_RXC_CYCLES_NE_VN0UNC_M3_RXC_CYCLES_NE_VN1UNC_M3_RXC_FLITS_GEN_BLUNC_M3_RXC_FLITS_MISCUNC_M3_RXC_FLITS_SENTUNC_M3_RXC_FLITS_SLOT_BLUNC_M3_RXC_FLIT_GEN_HDR1UNC_M3_RXC_FLIT_GEN_HDR2UNC_M3_RXC_FLIT_NOT_SENTUNC_M3_RXC_HELDUNC_M3_RXC_INSERTS_VN0UNC_M3_RXC_INSERTS_VN1UNC_M3_RXC_OCCUPANCY_VN0UNC_M3_RXC_OCCUPANCY_VN1UNC_M3_RXC_PACKING_MISS_VN0UNC_M3_RXC_PACKING_MISS_VN1UNC_M3_RXC_SMI3_PFTCHUNC_M3_RXC_VNA_CRDUNC_M3_RXR_BUSY_STARVEDUNC_M3_RXR_BYPASSUNC_M3_RXR_CRD_STARVEDUNC_M3_RXR_INSERTSUNC_M3_RXR_OCCUPANCYUNC_M3_TXC_AD_ARB_FAILUNC_M3_TXC_AD_FLQ_BYPASSUNC_M3_TXC_AD_FLQ_CYCLES_NEUNC_M3_TXC_AD_FLQ_INSERTSUNC_M3_TXC_AD_FLQ_OCCUPANCYUNC_M3_TXC_AD_SNPF_GRP1_VN1UNC_M3_TXC_AD_SNPF_GRP2_VN1UNC_M3_TXC_AK_FLQ_INSERTSUNC_M3_TXC_AK_FLQ_OCCUPANCYUNC_M3_TXC_BL_ARB_FAILUNC_M3_TXC_BL_FLQ_CYCLES_NEUNC_M3_TXC_BL_FLQ_INSERTSUNC_M3_TXC_BL_FLQ_OCCUPANCYUNC_M3_TXR_HORZ_ADS_USEDUNC_M3_TXR_HORZ_BYPASSUNC_M3_TXR_HORZ_CYCLES_FULLUNC_M3_TXR_HORZ_CYCLES_NEUNC_M3_TXR_HORZ_INSERTSUNC_M3_TXR_HORZ_NACKUNC_M3_TXR_HORZ_OCCUPANCYUNC_M3_TXR_HORZ_STARVEDUNC_M3_TXR_VERT_ADS_USEDUNC_M3_TXR_VERT_BYPASSUNC_M3_TXR_VERT_CYCLES_FULLUNC_M3_TXR_VERT_CYCLES_NEUNC_M3_TXR_VERT_INSERTSUNC_M3_TXR_VERT_NACKUNC_M3_TXR_VERT_OCCUPANCYUNC_M3_TXR_VERT_STARVEDUNC_M3_UPI_PREFETCH_SPAWNUNC_M3_VERT_RING_AD_IN_USEUNC_M3_VERT_RING_AK_IN_USEUNC_M3_VERT_RING_BL_IN_USEUNC_M3_VERT_RING_IV_IN_USEUNC_M3_VN0_CREDITS_USEDUNC_M3_VN0_NO_CREDITSUNC_M3_VN1_CREDITS_USEDUNC_M3_VN1_NO_CREDITSVN1 No Credits -- WB on BLVN1 No Credits -- NCB on BLVN1 No Credits -- REQ on ADVN1 No Credits -- RSP on ADVN1 No Credits -- SNP on ADVN1 No Credits -- RSP on BLVN1 Credit Used -- WB on BLVN1 Credit Used -- NCB on BLVN1 Credit Used -- REQ on ADVN1 Credit Used -- RSP on ADVN1 Credit Used -- SNP on ADVN1 Credit Used -- RSP on BLVN0 No Credits -- WB on BLVN0 No Credits -- NCB on BLVN0 No Credits -- REQ on ADVN0 No Credits -- RSP on ADVN0 No Credits -- SNP on ADVN0 No Credits -- RSP on BLVN0 Credit Used -- WB on BLVN0 Credit Used -- NCB on BLVN0 Credit Used -- REQ on ADVN0 Credit Used -- RSP on ADVN0 Credit Used -- SNP on ADVN0 Credit Used -- RSP on BLVN0_NCS_NCBVN0_RSPVN0_WBVN1_NCS_NCBVN1_RSPVN1_WBUPI0 BL Credits Empty -- VNAVN0_REQVN1_REQUPI0 AD Credits Empty -- VNAVN0_NCBVN0_NCSVN1_NCBVN1_NCSVN0_SNPFP_NONSNPVN0_SNPFP_VN2SNPVN1_SNPFP_NONSNPVN1_SNPFP_VN0SNPVN0_CHAVN0_NON_IDLEVN0_PEER_UPI0VN0_PEER_UPI1VN1_CHAVN1_NON_IDLEVN1_PEER_UPI0VN1_PEER_UPI1AD_SLOT0AD FlowQ Bypass -- AD_SLOT1AD_SLOT2BL_EARLY_RSPANY_IN_USECORRECTEDLT1LT4LT5Remote VNA Credits -- UsedARB_LOSTARRIVEDDROP_OLDDROP_WRAPSLOTTEDAD_REQAD_RSPAD_SNPBL_NCBBL_NCSBL_RSPBL_WBCANT_SLOT_ADMessage Held -- Cant Slot AADCANT_SLOT_BLMessage Held -- Cant Slot BBLPARALLEL_AD_LOSTPARALLEL_ATTEMPTPARALLEL_BL_LOSTPARALLEL_SUCCESSMessage Held -- VN0Message Held -- VN1Header Not Sent -- AllNO_BGF_CRDNO_BGF_NO_MSGNO_TXQ_CRDNO_TXQ_NO_MSGONE_TAKENTHREE_TAKENTWO_TAKENRMSTALLRMSTALL_NOMSGACCUMACCUM_READACCUM_WASTEDAHEAD_BLOCKEDAHEAD_MSGPARPAR_FLITPAR_MSGNEED_DATAP0_WAITP1_NOT_REQP1_NOT_REQ_BUT_BUBBLEP1_NOT_REQ_NOT_AVAILP1_WAIT1_MSG1_MSG_VNX2_MSGS3_MSGSSLOTS_1Sent Header Flit -- SLOTS_2SLOTS_3P1P_AT_LIMITP1P_BUSYP1P_FIFO_FULLP1P_HOLD_P0P1P_TO_LIMBOData Flit Not Sent -- AllNO_BGFNO_TXQD2K_CRDFLITS_IN_FIFOFLITS_IN_PATHP1P_FIFOCredit Occupancy -- P1P_TOTALTxQ_CRDVNA_IN_USEANY_BGF_FIFOANY_BGF_PATHNO_D2K_FOR_ARBAD_S0_BL_ARBAD_S0_IDLEAD_S1_BL_SLOTAD_S2_BL_SLOTCant Arb for VN1 -- WB on BBLCant Arb for VN0 -- WB on BBLADBL_PARALLEL_WINNO_PROG_AD_VN0NO_PROG_AD_VN1NO_PROG_BL_VN0NO_PROG_BL_VN1PAR_BIAS_VN0PAR_BIAS_VN1Lost Arb for VN1 -- REQ on ADLost Arb for VN1 -- RSP on ADLost Arb for VN1 -- SNP on ADLost Arb for VN1 -- NCB on BLLost Arb for VN1 -- NCS on BLLost Arb for VN1 -- RSP on BLLost Arb for VN1 -- WB on BLLost Arb for VN0 -- REQ on ADLost Arb for VN0 -- RSP on ADLost Arb for VN0 -- SNP on ADLost Arb for VN0 -- NCB on BLLost Arb for VN0 -- NCS on BLLost Arb for VN0 -- RSP on BLLost Arb for VN0 -- WB on BLAK_SLOT0AK_SLOT2BL_SLOT0IIO0_IIO1_NCBIIO2_NCBM2 BL Credits Empty -- IIO2IIO3_NCBM2 BL Credits Empty -- IIO3IIO4_NCBM2 BL Credits Empty -- IIO4IIO5_NCBM2 BL Credits Empty -- IIO5NCS_SELCounts the number of cycles when the package was in C0.  This event can be used in conjunction with edge detect to count C0 entrances (or exits using invert).  Residency events do not include transition times.Counts the number of cycles when the package was in C2E.  This event can be used in conjunction with edge detect to count C2E entrances (or exits using invert).  Residency events do not include transition times.Counts the number of cycles when the package was in C3.  This event can be used in conjunction with edge detect to count C3 entrances (or exits using invert).  Residency events do not include transition times.Counts the number of cycles when the package was in C6.  This event can be used in conjunction with edge detect to count C6 entrances (or exits using invert).  Residency events do not include transition times.Intel SkylakeX PCU uncoreskx_unc_pcuUNC_P_CORE_TRANSITION_CYCLESUNC_P_CTS_EVENT0UNC_P_CTS_EVENT1UNC_P_DEMOTIONSUNC_P_MCP_PROCHOT_CYCLESUNC_P_PMAX_THROTTLED_CYCLESVirtual Logical Wire (legacy) message were received from Uncore.Number of times an IDI Lock/SplitLock sequence was startedCycles PHOLD Assert to Ack -- Assert to ACKIntel SkylakeX U-Box uncoreskx_unc_uboPHOLD cycles.UNC_U_RACU_DRNGPFTCH_BUF_EMPTYRDRANDRDSEEDMessage Received -- Message Received -- IPIMessage Received -- MSIMessage Received -- VLW[UNC_UPI=0x%lx event=0x%x sel_ext=%d umask=0x%x en=%d inv=%d edge=%d thres=%d] %s
Counts the number of clocks in the UPI LL.  This clock runs at 1/8th the GT/s speed of the UPI link.  For example, a 8GT/s link will have qfclk or 1GHz.  Current products do not support dynamic link speeds, so this frequency is fixexed.Counts the number of Data Response(DRS) packets UPI attempted to send directly to the core or to a different UPI link.  Note:  This only counts attempts on valid candidates such as DRS packets destined for CHAs.Number of UPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a UPI link.  Use edge detect to count the number of instances when the UPI link entered L1.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.Counts the number of times a link sends/receives a LinkReqNAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqNAck refers to receiving an NAck (meaning this agents Tx originally requested the power change).  A Tx LinkReqNAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).Counts the number of times a link sends/receives a LinkReqAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqAck refers to receiving an Ack (meaning this agents Tx originally requested the power change).  A Tx LinkReqAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses.  Use edge detect to count the number of instances when the UPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.UNC_UPI_RXL_CREDITS_CONSUMED_VN0UNC_UPI_RXL_CREDITS_CONSUMED_VN1UNC_UPI_RXL_CREDITS_CONSUMED_VNAShows legal flit time (hides impact of L0p and L0c).Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.UNC_UPI_TXL0P_POWER_CYCLES_LL_ENTERUNC_UPI_TXL0P_POWER_CYCLES_M3_EXITCounts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the UPI Link. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.Number of allocations into the UPI Tx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.Accumulates the number of flits in the TxQ.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01UNC_UPI_VNA_CREDIT_RETURN_OCCUPANCYValid Flits Sent -- All Null SlotsValid Flits Sent -- LLCRD Not EmptyValid Flits Sent -- All Non DataValid Flits Sent -- Slot NULL or LLCRD EmptyValid Flits Sent -- Protocol HeaderRxQ Occupancy - All Packets -- Slot 0RxQ Occupancy - All Packets -- Slot 1RxQ Occupancy - All Packets -- Slot 2RxQ Flit Buffer Allocations -- Slot 0RxQ Flit Buffer Allocations -- Slot 1RxQ Flit Buffer Allocations -- Slot 2Valid Flits Received -- All DataValid Flits Received -- All Null SlotsValid Flits Received -- LLCRD Not EmptyValid Flits Received -- LLCTRLValid Flits Received -- All Non DataValid Flits Received -- Slot NULL or LLCRD EmptyValid Flits Received -- Protocol HeaderValid Flits Received -- Slot 0Valid Flits Received -- Slot 1Valid Flits Received -- Slot 2RxQ Flit Buffer Bypassed -- Slot 0RxQ Flit Buffer Bypassed -- Slot 1RxQ Flit Buffer Bypassed -- Slot 2Matches on Receive path of a UPI Port -- Non-Coherent BypassMatches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRMatches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWRMatches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICALMatches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPDMatches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTLMatches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PBMatches on Receive path of a UPI Port -- Non-Coherent StandardMatches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDMatches on Receive path of a UPI Port -- Non-Coherent Standard - INTACKMatches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTLMatches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRDMatches on Receive path of a UPI Port -- Non-Coherent Standard - IORDMatches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWRMatches on Receive path of a UPI Port -- Non-Coherent Standard - LTWRMatches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWRMatches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PSMatches on Receive path of a UPI Port -- RequestMatches on Receive path of a UPI Port -- Request Opcode - ITOEMatches on Receive path of a UPI Port -- Request Opcode - ReadInvMatches on Receive path of a UPI Port -- Response - ConflictMatches on Receive path of a UPI Port -- Response - InvalidMatches on Receive path of a UPI Port -- Response - DataMatches on Receive path of a UPI Port -- Response - Data - DATA_MMatches on Receive path of a UPI Port -- Response - Data - DATA_EMatches on Receive path of a UPI Port -- Response - Data - DATA_SIMatches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPOMatches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPOMatches on Receive path of a UPI Port -- Response - Data - RSPFWDIWBMatches on Receive path of a UPI Port -- Response - Data - RSPIWBMatches on Receive path of a UPI Port -- Response - Data - RSPSWBMatches on Receive path of a UPI Port -- Response - Data - DEBUGDATAMatches on Receive path of a UPI Port -- Response - No DataMatches on Receive path of a UPI Port -- Response - No Data - FWDSMatches on Receive path of a UPI Port -- Response - No Data - MIRCMPUMatches on Receive path of a UPI Port -- Response - No Data - CNFLTMatches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTOMatches on Receive path of a UPI Port -- Response - No Data - CMPOMatches on Receive path of a UPI Port -- SnoopMatches on Receive path of a UPI Port -- Snoop Opcode - FCURMatches on Receive path of a UPI Port -- Snoop Opcode - FCODEMatches on Receive path of a UPI Port -- Snoop Opcode - FDATAMatches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIGMatches on Receive path of a UPI Port -- Snoop Opcode - FINVMatches on Receive path of a UPI Port -- WritebackMatches on Receive path of a UPI Port -- Writeback - MTOIMatches on Receive path of a UPI Port -- Writeback - MTOSMatches on Receive path of a UPI Port -- Writeback - MTOEMatches on Receive path of a UPI Port -- Writeback - NONSNPWRMatches on Receive path of a UPI Port -- Writeback - MTOIPTLMatches on Receive path of a UPI Port -- Writeback - MTOEPTLMatches on Receive path of a UPI Port -- Writeback - NONSNPWRTLMatches on Receive path of a UPI Port -- Writeback - PUSHMTOIMatches on Receive path of a UPI Port -- Writeback - FLUSHMatches on Receive path of a UPI Port -- Writeback - EVCTCLNFilter packets targeting this socketFilter packets targeting another socketFilter on Data packets (mutually exclusive with FILT_NON_DATA)Filter on non-Data packets (mutually exclusive with FILT_DATA)Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)Filter on isochronous  packetsFilter on LLCRD nonzero (only applies to slot2 with opcode match)Filter on implied NULL (only applies to slot2 with opcode match)Direct packet attempts -- Direct 2 CoreDirect packet attempts -- Direct 2 UPIIntel SkylakeX UPI2 uncoreskx_unc_upi2uncore_upi_2Intel SkylakeX UPI1 uncoreskx_unc_upi1uncore_upi_1Intel SkylakeX UPI0 uncoreskx_unc_upi0uncore_upi_0UNC_UPI_CLOCKTICKSUNC_UPI_DIRECT_ATTEMPTSUNC_UPI_FLOWQ_NO_VNA_CRDUNC_UPI_L1_POWER_CYCLESUNC_UPI_M3_BYP_BLOCKEDUNC_UPI_M3_CRD_RETURN_BLOCKEDUNC_UPI_M3_RXQ_BLOCKEDUNC_UPI_PHY_INIT_CYCLESUNC_UPI_POWER_L1_NACKUNC_UPI_POWER_L1_REQUNC_UPI_REQ_SLOT2_FROM_M3UNC_UPI_RXL0P_POWER_CYCLESUNC_UPI_RXL0_POWER_CYCLESUNC_UPI_RXL_BASIC_HDR_MATCHUNC_UPI_RXL_BYPASSEDUNC_UPI_RXL_FLITSUNC_UPI_RXL_INSERTSUNC_UPI_RXL_OCCUPANCYUNC_UPI_RXL_SLOT_BYPASSUNC_UPI_TXL0P_CLK_ACTIVEUNC_UPI_TXL0P_POWER_CYCLESUNC_UPI_TXL0_POWER_CYCLESUNC_UPI_TXL_BASIC_HDR_MATCHUNC_UPI_TXL_BYPASSEDUNC_UPI_TXL_FLITSUNC_UPI_TXL_INSERTSUNC_UPI_TXL_OCCUPANCYALL_DATAValid Flits Sent -- All DataALL_NULLValid Flits Sent -- DataValid Flits Sent -- IdleLLCRDValid Flits Sent -- LLCTRLPROTHDRValid Flits Sent -- Slot 0Valid Flits Sent -- Slot 1Valid Flits Sent -- Slot 2CFG_CTLDFXRXQRXQ_BYPASSRXQ_CREDSPARES0_RXQ1S0_RXQ2S1_RXQ0S1_RXQ2S2_RXQ0S2_RXQ1Valid Flits Received -- DataValid Flits Received -- IdleNCB_OPC_NCWRNCB_OPC_WCWRNCB_OPC_NCMSGBNCB_OPC_INTLOGICALNCB_OPC_INTPHYSICALNCB_OPC_INTPRIOUPDNCB_OPC_NCWRPTLNCB_OPC_NCP2PBNCS_OPC_NCRDNCS_OPC_INTACKNCS_OPC_NCRDPTLNCS_OPC_NCCFGRDNCS - NCCFGRDNCS_OPC_NCLTRDNCS_OPC_IORDNCS_OPC_MSGSNCS - MSGSNCS_OPC_CFGWRNCS_OPC_LTWRNCS_OPC_NCIOWRNCS_OPC_NCP2PSREQ_OPC_INVITOEREQ_OPC_RDINVRSPCNFLTRSP_DATARSP_DATA_OPC_DATA_MRSP_DATA_OPC_DATA_ERSP_DATA_OPC_DATA_SIRSP_DATA_OPC_DATA_M_CMPORSP4 - DATA_M_CMPORSP_DATA_OPC_DATA_E_CMPORSP_DATA_OPC_DATA_SI_CMPORSP_DATA_OPC_RSPFWDIWBRSP_DATA_OPC_RSPFWDSWBRSP_DATA_OPC_RSPIWBRSP_DATA_OPC_RSPSWBRSP_DATA_OPC_DEBUG_DATARSP_NODATARSP_NODATA_OPC_FWDSRSP_NODATA_OPC_MIRCMPURSP_NODATA_OPC_CNFLTRSP_NODATA_OPC_FWDCNFLTORSP_NODATA_OPC_CMPOSNP_OPC_FCURSNP_OPC_FCODESNP_OPC_FDATASNP_OPC_FDATAMIGSNP_OPC_FINVOWNSNP_OPC_FINVWB_OPC_WBMTOIWB_OPC_WBMTOSWB_OPC_WBMTOEWB_OPC_NONSNPWRWB_OPC_MTOIPTLWB_OPC_MTOEPTLWB_OPC_NONSNPWRTLWB_OPC_PUSHMTOIWB_OPC_FLUSHWB_OPC_EVCTCLNWB_OPC_NONSNPRDWB - NONSNPRDFILT_NONENo extra filterFILT_LOCALFILT_REMOTEFILT_DATAFILT_NON_DATAFILT_DUAL_SLOTFILT_SINGLE_SLOTFILT_ISOCHFILT_SLOT0Filter on slot0 packetsFILT_SLOT1Filter on slot1 packetsFILT_SLOT2Filter on slot2 packetsFILT_LLCRD_NON_ZEROFILT_IMPL_NULLFLOWQ_AD_VNA_BTW_2_THRESHFLOWQ_AD_VNA_LE2FLOWQ_AK_VNA_LE3FLOWQ_BL_VNA_BTW_0_THRESHFLOWQ_BL_VNA_EQ0GV_BLOCKAD_VNA_EQ0AD_VNA_EQ1AD_VNA_EQ2AK_VNA_EQ0AK_VNA_EQ1AK_VNA_EQ2AK_VNA_EQ3D2CD2UIntel Knights CornerkncBANK_CONFLICTSBRANCHES_MISPREDICTEDCODE_CACHE_MISSNumber of code page walksCODE_READDATA_CACHE_LINES_WRITTEN_BACKNumber of data page walksDATA_READ_MISS_OR_WRITE_MISSDATA_READ_OR_WRITEEXEC_STAGE_CYCLESFE_STALLEDINSTRUCTIONS_EXECUTED_V_PIPEL1_DATA_HIT_INFLIGHT_PF1L1_DATA_PF1L1_DATA_PF1_DROPL1_DATA_PF1_MISSL1_DATA_PF2L2_CODE_READ_MISS_CACHE_FILLL2_CODE_READ_MISS_MEM_FILLL2_DATA_HIT_INFLIGHT_PF2L2_DATA_PF1_MISSL2_DATA_PF2L2_DATA_PF2_DROPL2_DATA_PF2_MISSL2_DATA_READ_MISS_CACHE_FILLL2_DATA_READ_MISS_MEM_FILLL2_DATA_WRITE_MISS_CACHE_FILLL2_DATA_WRITE_MISS_MEM_FILLL2_READ_HIT_EL2_READ_HIT_ML2 Read Hit M StateL2_READ_HIT_SL2 Read Hit S StateL2_READ_MISSL2_VICTIM_REQ_WITH_DATAL2_WRITE_HITLONG_CODE_PAGE_WALKLONG_DATA_PAGE_WALKMEMORY_ACCESSES_IN_BOTH_PIPESMICROCODE_CYCLESPIPELINE_AGI_STALLSPIPELINE_FLUSHESPIPELINE_SG_AGI_STALLSSNP_HITM_BUNITSnoop HITM in BUNITSNP_HITM_L2Snoop HITM in L2SNP_HIT_L2Snoop HIT in L2VPU_DATA_READVPU_DATA_READ_MISSVPU_DATA_WRITEVPU_DATA_WRITE_MISSVPU_ELEMENTS_ACTIVEVPU_INSTRUCTIONS_EXECUTEDVPU_STALL_REGNumber of actual bank conflictsNumber of taken and not taken branches, including: conditional branches, jumps, calls, returns, software interrupts, and interrupt returnsNumber of branch mispredictions that occurred on BTB hits. BTB misses are not considered branch mispredicts because no prediction exists for them yet.Number of instruction reads that miss the internal code cache; whether the read is cacheable or noncacheableNumber of instruction reads; whether the read is cacheable or noncacheableNumber of cycles during which the processor is not halted.Number of dirty lines (all) that are written back, regardless of the causeNumber of successful memory data reads committed by the K-unit (L1). Cache accesses resulting from prefetch instructions are included for A0 stepping.Number of memory read accesses that miss the internal data cache whether or not the access is cacheable or noncacheable. Cache accesses resulting from prefetch instructions are not included.Number of memory read and/or write accesses that miss the internal data cache, whether or not the access is cacheable or noncacheableNumber of memory data reads and/or writes (internal data cache hit and miss combined). Read cache accesses resulting from prefetch instructions are included for A0 stepping.Number of successful memory data writes committed by the K-unit (L1). Streaming stores (hit/miss L1), cacheable write partials, and UC promotions are all included.Number of memory write accesses that miss the internal data cache whether or not the access is cacheable. Non-cacheable misses are not included.Number of E-stage cycles that were successfully completed. Includes cycles generated by multi-cycle E-stage instructions. For instructions destined for the FPU or VPU pipelines, this event only counts occupancy in the integer E-stage.Number of cycles where the front-end could not advance. Any multi-cycle instructions which delay pipeline advance and apply backpressure to the front-end will be included, e.g. read-modify-write instructions. Includes cycles when the front-end did not have any instructions to issue.Number of instructions executed (up to two per clock)Number of instructions executed in the V_pipe. The event indicates the number of instructions that were paired.Number of data requests which hit an in-flight vprefetch0. The in-flight vprefetch0 was not necessarily issued from the same thread as the data request.Number of data vprefetch0 requests seen by the L1.Number of data vprefetch0 requests seen by the L1 which were dropped for any reason. A vprefetch0 can be dropped if the requested address matches another in-flight request or if it has a UC memtype.Number of data vprefetch0 requests seen by the L1 which missed L1. Does not include vprefetch1 requests which are counted in L1_DATA_PF1_DROP.Number of data vprefetch1 requests seen by the L1. This is not necessarily the same number as seen by the L2 because this count includes requests that are dropped by the core. A vprefetch1 can be dropped by the core if the requested address matches another in-flight request or if it has a UC memtype.Number of code read accesses that missed the L2 cache and were satisfied by another L2 cache. Can include promoted read misses that started as DATA accesses.Number of code read accesses that missed the L2 cache and were satisfied by main memory. Can include promoted read misses that started as DATA accesses.Number of data requests which hit an in-flight vprefetch1. The in-flight vprefetch1 was not necessarily issued from the same thread as the data request.Number of data vprefetch0 requests seen by the L2 which missed L2.Number of data vprefetch1 requests seen by the L2. Only counts vprefetch1 hits on A0 stepping.Number of data vprefetch1 requests seen by the L2 which were dropped for any reason.Number of data vprefetch1 requests seen by the L2 which missed L2. Does not include vprefetch2 requests which are counted in L2_DATA_PF2_DROP.Number of data read accesses that missed the L2 cache and were satisfied by another L2 cache. Can include promoted read misses that started as CODE accesses.Number of data read accesses that missed the L2 cache and were satisfied by main memory. Can include promoted read misses that started as CODE accesses.Number of data write (RFO) accesses that missed the L2 cache and were satisfied by another L2 cache.Number of data write (RFO) accesses that missed the L2 cache and were satisfied by main memory.L2 Read Hit E State, may include prefetches on A0 stepping.L2 Read Misses. Prefetch and demand requests to the same address will produce double counting.L2 received a victim request and responded with dataL2 Write HIT, may undercount on A0 stepping.Number of long code page walks, i.e. page walks that also missed the L2 uTLB. Subset of DATA_CODE_WALK eventNumber of long data page walks, i.e. page walks that also missed the L2 uTLB. Subset of DATA_PAGE_WALK eventNumber of data memory reads or writes that are paired in both pipes of the pipelineThe number of cycles microcode is executing. While microcode is executing, all other threads are stalled.Number of address generation interlock (AGI) stalls. An AGI occurring in both the U- and V- pipelines in the same clock signals this event twice.Number of pipeline flushes that occur. Pipeline flushes are caused by BTB misses on taken branches, mispredictions, exceptions, interrupts, and some segment descriptor loads.Number of address generation interlock (AGI) stalls due to vscatter* and vgather* instructions.Number of read transactions that were issued. In general each read transaction will read 1 64B cacheline. If there are alignment issues, then reads against multiple cache lines will each be counted individually.VPU L1 data cache readmiss. Counts the number of occurrences.Number of write transactions that were issued. . In general each write transaction will write 1 64B cacheline. If there are alignment issues, then write against multiple cache lines will each be counted individually.VPU L1 data cache write miss. Counts the number of occurrences.Counts the cumulative number of elements active (via mask) for VPU instructions issued.Counts the number of VPU instructions executed in both u- and v-pipes.VPU_INSTRUCTIONS_EXECUTED_V_PIPECounts the number of VPU instructions that paired and executed in the v-pipe.VPU stall on Register Dependency. Counts the number of occurrences. Dependencies will include RAW, WAW, WAR.Intel SilvermontslmDECODE_RESTRICTIONL2_REJECT_XQRejected L2 requests to XQRS_FULL_STALLRS fullLLC_RQSTSBR_MISP_INST_RETIREDMS_DECODEDMS decoderNO_ALLOC_CYCLESFront-end allocationRetired loads micro-opsCORE_REJECT_L2QREHABQMemory reference queueFetch stallsPage walkerD_SIDE_WALKS:I_SIDE_WALKSD_SIDE_CYCLESD_SIDE_WALKSNumber of D-side page walksD_SIDE_CYCLES:eI_SIDE_CYCLESNumber of I-side page walksI_SIDE_CYCLES:eICACHE_FILL_PENDING_CYCLESPREDECODE_WRONGMECMISPREDICTSRAT_STALLNON_RETURN_INDIND_CALLTAKEN_JCCPARTIAL_READPARTIAL_WRITEUC_IFETCHPF_L1_DATA_RDLD_BLOCK_ST_FORWARDLD_BLOCK_STD_NOTREADYST_SPLITSLD_SPLITSSTA_FULLANY_LDANY_STNumber of L2 cache missesNumber of L2 cache referencesLD_DCU_MISSLD_L2_HITLD_L2_MISSLD_DTLB_MISSLD_UTLB_MISSNumber of load uops retiredNumber of store uops retiredALL_TAKEN_BRANCHESREL_CALLCount any the machine clears7MLInstruction length prediction delayDemand and L1 prefetcher requests rejected by L2Total cycles for all the page walks. (I-side and D-side)Total number of page walks. (I-side and D-side)Number of cycles when a D-side page walk is in progressNumber of cycles when a I-side page walk is in progressNumber of requests that were not accepted into the L2Q because the L2Q was FULLNumber of cycles the NIP stalls because of an icache miss. This is a cumulative count of cycles the NIP stalled for all icache missesNumber of times the prediction (from the predecode cache) for instruction length is incorrectNumber of times the MSROM starts a flow of uopsNumber of cycles the divider is busyNumber of cycles when the allocation pipeline is stalled due to the RS for the MEC cluster is fullNumber of cycles when the allocation pipeline is stalled due any one of the RS being fullNumber of cycles when the front-end does not provide any instructions to be allocated for any reasonNumber of cycles when the front-end does not provide any instructions to be allocated but the back-end is not stalledNumber of cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted jump to retireNumber of cycles when no uops are allocated and a RAT stall is assertedNumber of cycles when no uops are allocated and the ROB is full (less than 2 entries available)All mispredicted branches (Precise Event)Number of mispredicted conditional branch instructions retired (Precise Event)Number of mispredicted non-return branch instructions retired (Precise Event)Number of mispredicted return branch instructions retired (Precise Event)Number of mispredicted indirect call branch instructions retired (Precise Event)Number of mispredicted taken conditional branch instructions retired (Precise Event)Request: number of demand reads of partial cachelines (including UC, WC)Request: number of demand RFO requests to write to partial cache lines (includes UC, WT, WP)Request: number of UC instruction fetchesRequest: number of software prefetch requestsRequest: number of data cacheline reads generated by L1 prefetchersRequest: number of partial streaming store requestsRequest: counts one any other request that crosses IDI, including I/ORequest: combination of PF_IFETCH | DMND_IFETCH | UC_IFETCHPF_IFETCH:DMND_IFETCH:UC_IFETCHDMND_DATA_RD:DMND_RFO:DMND_IFETCH:WB:PF_L2_DATA_RD:PF_RFO:PF_IFETCH:PARTIAL_READ:PARTIAL_WRITE:UC_IFETCH:BUS_LOCKS:STRM_ST:SW_PREFETCH:PF_L1_DATA_RD:PARTIAL_STRM_ST:OTHERRequest: combination of DMND_DATA | PF_L1_DATA_RD | PF_L2_DATA_RDDMND_DATA_RD:PF_L1_DATA_RD:PF_L2_DATA_RDSupplier: counts L2 hits in M/E/S statesSnoop: counts number of times a snoop hits in the other module where no modified copies were found in the L1 cache of the other coreSnoop: counts number of times a snoop hits in the other module where modified copies were found in the L1 cache of the other coreSNP_NONE:SNP_MISS:SNP_HIT:SNP_HITM:NON_DRAMNumber of retired loads that were prohibited from receiving forwarded data from the store because of address mismatch (Precise Event)Number of times forward was technically possible but did not occur because the store data was not available at the right timeNumber of retired stores that experienced cache line boundary splitsNumber of retired loads that experienced cache line boundary splits (Precise Event)Number of retired memory operations with lock semantics. These are either implicit locked instructions such as XCHG or instructions with an explicit LOCK prefixNumber of retired stores that are delayed because there is not a store address buffer availableNumber of load uops reissued from RehabQNumber of store uops reissued from RehabQNumber of load uops retired that miss in L1 data cache. Note that prefetch misses will not be countedNumber of load uops retired that hit L2 (Precise Event)Number of load uops retired that missed L2 (Precise Event)Number of load uops retired that had a DTLB miss (Precise Event)Number of load uops retired that had a UTLB missNumber of load uops retired that got data from the other core or from the other module and the line was modified (Precise Event)Number of reference cycles that the core is not in a halted state. The core enters the halted state when it is running the HLT instruction. In mobile systems, the core frequency may change from time to time. This event is not affected by core frequency changes but counts as if the core is running a the same maximum frequency all the timeNumber of baclears for return branchesNumber of baclears for conditional branchesAny retired branch instruction (Precise Event)Any Retired branch instruction (Precise Event)JCC instructions retired (Precise Event)Taken JCC instructions retired (Precise Event)Near call instructions retired (Precise Event)Near relative call instructions retired (Precise Event)Near indirect call instructions retired (Precise Event)Near ret instructions retired (Precise Event)Number of near indirect jmp and near indirect call instructions retired (Precise Event)Far branch instructions retired (Precise Event)Number of stalled cycles due to memory orderingNumber of stalled cycle due to FPU assistNumber of demand and prefetch transactions that the L2 XQ rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-cacheable requests), BBS (L2 misses) and WOB (L2 write-back victims)Micro-ops retired that were supplied fro MSROMCount all instructions fetches from the instruction cacheIntel Tremonttmt��Counts demand data reads that have any response type.Counts the number of load uops retired that hit the level 1 data cacheCounts the number of load uops retired.Counts cycles the floating point divider or integer divider or both are busy.  Does not imply a stall waiting for either divider.Counts the number of mispredicted branch instructions retired.Counts the number of branch instructions retired for all branch types.Counts all machine clears due to, but not limited to memory ordering, memory disambiguation, SMC, page faults and FP assist.Page walk completed due to an instruction fetch in a 4K page.Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.Counts requests to the Instruction Cache (ICache) for one or more bytes in a cache line and they do not hit in the ICache (miss).Page walk completed due to a demand data store to a 4K page.Counts memory requests originating from the core that miss in the last level cache. If the platform has an L3 cache, last level cache is the L3, otherwise it is the L2.Page walk completed due to a demand load to a 4K page.Counts the number of unhalted core clock cycles. (Fixed event)Counts the number of unhalted reference clock cycles at TSC frequency.Counts the number of unhalted core clock cycles.Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)Page walk completed due to a demand load to a 2M or 4M page.Counts memory requests originating from the core that reference a cache line in the last level cache. If the platform has an L3 cache, last level cache is the L3, otherwise it is the L2.Page walk completed due to a demand data store to a 2M or 4M page.Counts requests to the Instruction Cache (ICache) for one or more bytes cache Line.Page walk completed due to an instruction fetch in a 2M or 4M page.Counts the number of store uops retired.Counts the number of load uops retired that miss in the level 2 cacheCounts the number of load uops retired that miss in the level 1 data cacheCounts the number of load uops retired that miss in the level 3 cacheCounts the number of load uops retired that hit in the level 2 cacheCounts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.Intel Knights MillknmIntel Knights LandingknlBR_MISP_RETIRED:ANYL2_REQUESTSL2_REQUESTS_REJECTRECYCLEQPARTIAL_READSPARTIAL_WRITESUC_CODE_READSFULL_STREAMING_STORESPF_SOFTWARECounts Software prefetchesCounts L1 data HW prefetchesPARTIAL_STREAMING_STORESCounts any requestDMND_CODE_RD:PF_L2_CODE_RDCounts any Read requestANY_PF_L2Counts any Prefetch requestsPF_L2_RFO:PF_L2_CODE_RDAccounts for any responseDDR_NEARDDR_FARMCDRAM_NEARMCDRAM_FARL2_HIT_NEAR_TILE_E_FL2_HIT_NEAR_TILE_ML2_HIT_FAR_TILE_E_FL2_HIT_FAR_TILE_MMCDRAML2_HIT_NEAR_TILEL2_HIT_FAR_TILEL1_MISS_LOADSL2_HIT_LOADSL2_MISS_LOADSDTLB_MISS_LOADSUTLB_MISS_LOADSCounts all nukesSCALAR_SIMDPACKED_SIMD�WInstructions retired (any thread modifier supported in fixed counter)This is an alias for INSTRUCTION_RETIRED (any thread modifier supported in fixed counter)Counts the number of core cycles when divider is busy.Counts the number of core cycles when allocation pipeline is stalled.Counts the number of times that the machine clears.Number of times the MSROM starts a flow of uops.Counts the number of core cycles the fetch stalls.Counts the number of load micro-ops retired.Counts the number of MEC requests from the L2Q that reference a cache line were rejected.Number of requests not accepted into the L2Q because of any L2 queue reject condition.Counts the number of occurrences a retired load gets blocked.Counts the number of times the MSROM starts a flow of uops.Counts the number of core cycles when divider is busy.  Does not imply a stall waiting for the divider.Counts the number of core cycles when allocation pipeline is stalled and is waiting for a free MEC reservation station entry.Counts the total number of core cycles the Alloc pipeline is stalled when any one of the reservation stations is full.Counts the number of core cycles when no micro-ops are allocated and the ROB is fullCounts the number of core cycles when no micro-ops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire.Counts the number of core cycles when no micro-ops are allocated and a RATstall (caused by reservation station full) is asserted.Counts the number of core cycles when no micro-ops are allocated, the IQ is empty, and no other condition is blocking allocation.Counts the total number of core cycles when no micro-ops are allocated for any reason.Counts the number of mispredicted near CALL branch instructions retired.Counts the number of mispredicted near relative CALL branch instructions retired.Counts the number of mispredicted far branch instructions retired.Counts demand cacheable data and L1 prefetch data readsCounts Demand cacheable data writesCounts demand code reads and prefetch code readsCounts L2 data RFO prefetches (includes PREFETCHW instruction)Counts Partial reads (UC or WC and is valid only for Outstanding response type).Counts Partial writes (UC or WT or WP and should be programmed on PMC1)Counts UC code reads (valid only for Outstanding response type)Counts Bus locks and split lock requestsCounts Full streaming stores (WC and should be programmed on PMC1)Counts Partial streaming stores (WC and should be programmed on PMC1)Counts all streaming stores (WC and should be programmed on PMC1)PARTIAL_STREAMING_STORES:FULL_STREAMING_STORESCounts Demand cacheable data and L1 prefetch data read requestsDMND_DATA_RD:PARTIAL_READS:PF_SOFTWARE:PF_L1_DATA_RDCounts Demand cacheable data write requestsCounts Demand code reads and prefetch code read requestsDMND_DATA_RD:DMND_RFO:DMND_CODE_RD:PF_L2_RFO:PF_L2_CODE_RD:PARTIAL_READS:UC_CODE_READS:PF_SOFTWARE:PF_L1_DATA_RDAccounts for data responses from DRAM Local.Accounts for data responses from DRAM Far.Accounts for data responses from MCDRAM Local.Accounts for data responses from MCDRAM Far or Other tile L2 hit far.Accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state.Accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state.Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode.Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state.accounts for responses from any NON_DRAM system address. This includes MMIO transactionsaccounts for responses from MCDRAM (local and far)accounts for responses from DDR (local and far) accounts for responses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M stateaccounts for responses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0.Counts the number of occurrences a retired load gets blocked because its address partially overlaps with a store (Precise Event).Counts the number of occurrences a retired load gets blocked because its address overlaps with a store whose data is not ready.Counts the number of occurrences a retired store that is a cache line split. Each split should be counted only once.Counts the number of occurrences a retired load that is a cache line split. Each split should be counted only once (Precise Event).Counts all the retired locked loads. It does not include stores because we would double count if we count stores.Counts the store micro-ops retired that were pushed in the rehad queue because the store address buffer is full.Counts any retired load that was pushed into the recycle queue for any reason.Counts any retired store that was pushed into the recycle queue for any reason.Counts the number of L2 cache missesCounts the total number of L2 cache references.Counts the total D-side page walks that are completed or started. The page walks started in the speculative path will also be counted.Counts the total number of core cycles for all the D-side page walks. The cycles for page walks started in speculative path will also be included.Counts the total I-side page walks that are completed.Counts the total number of core cycles for all the I-side page walks. The cycles for page walks started in speculative path will also be included.Counts the total page walks completed (I-side and D-side)Counts the total number of core cycles for all the page walks. The cycles for page walks started in speculative path will also be included.Counts the number of load micro-ops retired that miss in L1 D cache.Counts the number of load micro-ops retired that hit in the L2.Counts the number of load micro-ops retired that miss in the L2.Counts the number of load micro-ops retired that cause a DTLB miss.Counts the number of load micro-ops retired that caused micro TLB miss.Counts the loads retired that get the data from the other core in the same tile in M state.Counts all the load micro-ops retired.Counts all the store micro-ops retired.thread cycles when core is not haltedNumber of reference cycles that the cpu is not in a halted state. The core enters the halted state when it is running the HLT instruction. In mobile systems, the core frequency may change from time to time. This event is not affected by core frequency changes but counts as if the core is running a the same maximum frequency all the timeCounts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end.Counts the number of times the front end resteers for RET branches as a result of another branch handling mechanism in the front end.Counts the number of times the front end resteers for conditional branches as a result of another branch handling mechanism in the front end.Counts the number of core cycles the fetch stalls because of an icache miss. This is a cumulative count of core cycles the fetch stalled for all icache missesCounts the number of branch instructions retired (Precise Event)Counts the number of branch instructions retiredCounts the number of branch instructions retired that were conditional jumps.Counts the number of branch instructions retired that were conditional jumps and predicted taken.Counts the number of near CALL branch instructions retired.Counts the number of near relative CALL branch instructions retired.Counts the number of near indirect CALL branch instructions retired. (Precise Event)Counts the number of near RET branch instructions retired. (Precise Event)Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP. (Precise Event)Counts the number of far branch instructions retired. (Precise Event)Counts the number of times that the machine clears due to program modifying data within 1K of a recently fetched code page.Counts the number of times the machine clears due to memory ordering hazardsCounts the number of floating operations retired that required microcode assistsCounts the number of MEC requests that were not accepted into the L2Q because of any L2  queue reject condition. There is no concept of at-ret here. It might include requests due to instructions in the speculative pathCounts the number of MEC requests from the L2Q that reference a cache line excluding SW prefetches filling only to L2 cache and L1 evictions (automatically exlcudes L2HWP, UC, WC) that were rejected - Multiple repeated rejects should be counted multiple times.Counts the number of micro-ops retired.Counts the number of micro-ops retired that are from the complex flows issued by the micro-sequencer (MS).Counts the number of scalar SSE, AVX, AVX2, AVX-512 micro-ops retired. More specifically, it counts scalar SSE, AVX, AVX2, AVX-512 micro-ops except for loads (memory-to-register mov-type micro ops), division, sqrt.Counts the number of vector SSE, AVX, AVX2, AVX-512 micro-ops retired. More specifically, it counts packed SSE, AVX, AVX2, AVX-512 micro-ops (both floating point and integer) except for loads (memory-to-register mov-type micro-ops), packed byte and word multiplies.Counts all instruction fetches that hit the instruction cache.Counts all instruction fetches that miss the instruction cache or produce memory requests. An instruction fetch miss is counted only once and not once for every cycle it is outstanding.Counts all instruction fetches, including uncacheable fetches.Intel Knights Mill IMC UCLK 1 uncoreIntel KnightLanding IMC UCLK 1 uncoreIntel Knights Mill IMC UCLK 0 uncoreIntel KnightLanding IMC UCLK 0 uncoreIntel Knights Mill IMC 5 uncoreIntel KnightLanding IMC 5 uncoreIntel Knights Mill IMC 4 uncoreIntel KnightLanding IMC 4 uncoreIntel Knights Mill IMC 3 uncoreIntel KnightLanding IMC 3 uncoreIntel Knights Mill IMC 2 uncoreIntel KnightLanding IMC 2 uncoreIntel Knights Mill IMC 1 uncoreIntel KnightLanding IMC 1 uncoreIntel Knights Mill IMC 0 uncoreIntel KnightLanding IMC 0 uncoreknm_unc_imc_uclk1uncore_mc_uclk_1knl_unc_imc_uclk1knm_unc_imc_uclk0uncore_mc_uclk_0knl_unc_imc_uclk0knm_unc_imc5knl_unc_imc5knm_unc_imc4knl_unc_imc4knm_unc_imc3knl_unc_imc3knm_unc_imc2knl_unc_imc2knm_unc_imc1knl_unc_imc1knm_unc_imc0knl_unc_imc0UNC_M_U_CLOCKTICKSIMC UCLK countsUNC_M_D_CLOCKTICKSIMC Uncore DCLK countsIntel Knights Mill EDC_ECLK_7 uncoreIntel KnightLanding EDC_ECLK_7 uncoreIntel Knights Mill EDC_ECLK_6 uncoreIntel KnightLanding EDC_ECLK_6 uncoreIntel Knights Mill EDC_ECLK_5 uncoreIntel KnightLanding EDC_ECLK_5 uncoreIntel Knights Mill EDC_ECLK_4 uncoreIntel KnightLanding EDC_ECLK_4 uncoreIntel Knights Mill EDC_ECLK_3 uncoreIntel KnightLanding EDC_ECLK_3 uncoreIntel Knights Mill EDC_ECLK_2 uncoreIntel KnightLanding EDC_ECLK_2 uncoreIntel Knights Mill EDC_ECLK_1 uncoreIntel KnightLanding EDC_ECLK_1 uncoreIntel Knights Mill EDC_ECLK_0 uncoreIntel KnightLanding EDC_ECLK_0 uncoreIntel Knights Mill EDC_UCLK_7 uncoreIntel KnightLanding EDC_UCLK_7 uncoreIntel Knights Mill EDC_UCLK_6 uncoreIntel KnightLanding EDC_UCLK_6 uncoreIntel Knights Mill EDC_UCLK_5 uncoreIntel KnightLanding EDC_UCLK_5 uncoreIntel Knights Mill EDC_UCLK_4 uncoreIntel KnightLanding EDC_UCLK_4 uncoreIntel Knights Mill EDC_UCLK_3 uncoreIntel KnightLanding EDC_UCLK_3 uncoreIntel Knights Mill EDC_UCLK_2 uncoreIntel KnightLanding EDC_UCLK_2 uncoreIntel Knights Mill EDC_UCLK_1 uncoreIntel KnightLanding EDC_UCLK_1 uncoreIntel Knights Mill EDC_UCLK_0 uncoreIntel KnightLanding EDC_UCLK_0 uncoreEDC ECLK clockticks (generic counters)Counts total number of EDC RPQ insersCounts total number of EDC WPQ insersEDC UCLK clockticks (generic counters)Number of EDC Access Hits or Misses.knm_unc_edc_eclk7uncore_edc_eclk_7knl_unc_edc_eclk7knm_unc_edc_eclk6uncore_edc_eclk_6knl_unc_edc_eclk6knm_unc_edc_eclk5uncore_edc_eclk_5knl_unc_edc_eclk5knm_unc_edc_eclk4uncore_edc_eclk_4knl_unc_edc_eclk4knm_unc_edc_eclk3uncore_edc_eclk_3knl_unc_edc_eclk3knm_unc_edc_eclk2uncore_edc_eclk_2knl_unc_edc_eclk2knm_unc_edc_eclk1uncore_edc_eclk_1knl_unc_edc_eclk1knm_unc_edc_eclk0uncore_edc_eclk_0knl_unc_edc_eclk0knm_unc_edc_uclk7uncore_edc_uclk_7knl_unc_edc_uclk7knm_unc_edc_uclk6uncore_edc_uclk_6knl_unc_edc_uclk6knm_unc_edc_uclk5uncore_edc_uclk_5knl_unc_edc_uclk5knm_unc_edc_uclk4uncore_edc_uclk_4knl_unc_edc_uclk4knm_unc_edc_uclk3uncore_edc_uclk_3knl_unc_edc_uclk3knm_unc_edc_uclk2uncore_edc_uclk_2knl_unc_edc_uclk2knm_unc_edc_uclk1uncore_edc_uclk_1knl_unc_edc_uclk1knm_unc_edc_uclk0uncore_edc_uclk_0knl_unc_edc_uclk0UNC_E_E_CLOCKTICKSUNC_E_RPQ_INSERTSUNC_E_WPQ_INSERTSUNC_E_U_CLOCKTICKSUNC_E_EDC_ACCESSHIT_DIRTYMISS_CLEANMiss EMISS_DIRTYMiss MMISS_INVALIDMiss IMISS_GARBAGEMiss GIntel Knights Mill CHA 37 uncoreIntel KnightLanding CHA 37 uncoreIntel Knights Mill CHA 36 uncoreIntel KnightLanding CHA 36 uncoreIntel Knights Mill CHA 35 uncoreIntel KnightLanding CHA 35 uncoreIntel Knights Mill CHA 34 uncoreIntel KnightLanding CHA 34 uncoreIntel Knights Mill CHA 33 uncoreIntel KnightLanding CHA 33 uncoreIntel Knights Mill CHA 32 uncoreIntel KnightLanding CHA 32 uncoreIntel Knights Mill CHA 31 uncoreIntel KnightLanding CHA 31 uncoreIntel Knights Mill CHA 30 uncoreIntel KnightLanding CHA 30 uncoreIntel Knights Mill CHA 29 uncoreIntel KnightLanding CHA 29 uncoreIntel Knights Mill CHA 28 uncoreIntel KnightLanding CHA 28 uncoreIntel Knights Mill CHA 27 uncoreIntel KnightLanding CHA 27 uncoreIntel Knights Mill CHA 26 uncoreIntel KnightLanding CHA 26 uncoreIntel Knights Mill CHA 25 uncoreIntel KnightLanding CHA 25 uncoreIntel Knights Mill CHA 24 uncoreIntel KnightLanding CHA 24 uncoreIntel Knights Mill CHA 23 uncoreIntel KnightLanding CHA 23 uncoreIntel Knights Mill CHA 22 uncoreIntel KnightLanding CHA 22 uncoreIntel Knights Mill CHA 21 uncoreIntel KnightLanding CHA 21 uncoreIntel Knights Mill CHA 20 uncoreIntel KnightLanding CHA 20 uncoreIntel Knights Mill CHA 19 uncoreIntel KnightLanding CHA 19 uncoreIntel Knights Mill CHA 18 uncoreIntel KnightLanding CHA 18 uncoreIntel Knights Mill CHA 17 uncoreIntel KnightLanding CHA 17 uncoreIntel Knights Mill CHA 16 uncoreIntel KnightLanding CHA 16 uncoreIntel Knights Mill CHA 15 uncoreIntel KnightLanding CHA 15 uncoreIntel Knights Mill CHA 14 uncoreIntel KnightLanding CHA 14 uncoreIntel Knights Mill CHA 13 uncoreIntel KnightLanding CHA 13 uncoreIntel Knights Mill CHA 12 uncoreIntel KnightLanding CHA 12 uncoreIntel Knights Mill CHA 11 uncoreIntel KnightLanding CHA 11 uncoreIntel Knights Mill CHA 10 uncoreIntel KnightLanding CHA 10 uncoreIntel Knights Mill CHA 9 uncoreIntel KnightLanding CHA 9 uncoreIntel Knights Mill CHA 8 uncoreIntel KnightLanding CHA 8 uncoreIntel Knights Mill CHA 7 uncoreIntel KnightLanding CHA 7 uncoreIntel Knights Mill CHA 6 uncoreIntel KnightLanding CHA 6 uncoreIntel Knights Mill CHA 5 uncoreIntel KnightLanding CHA 5 uncoreIntel Knights Mill CHA 4 uncoreIntel KnightLanding CHA 4 uncoreIntel Knights Mill CHA 3 uncoreIntel KnightLanding CHA 3 uncoreIntel Knights Mill CHA 2 uncoreIntel KnightLanding CHA 2 uncoreIntel Knights Mill CHA 1 uncoreIntel KnightLanding CHA 1 uncoreIntel Knights Mill CHA 0 uncoreIntel KnightLanding CHA 0 uncoreIngress Occupancy. Ingress Occupancy. Counts number of entries in the specified Ingress queue in each cycleIngress Allocations. Counts number of allocations per cycle into the specified Ingress queueUNC_H_INGRESS_RETRY_IRQ0_REJECTUNC_H_INGRESS_RETRY_IRQ01_REJECTUNC_H_INGRESS_RETRY_PRQ0_REJECTUNC_H_INGRESS_RETRY_PRQ1_REJECTUNC_H_INGRESS_RETRY_IPQ0_REJECTUNC_H_INGRESS_RETRY_IPQ1_REJECTUNC_H_INGRESS_RETRY_ISMQ0_REJECTUNC_H_INGRESS_RETRY_REQ_Q0_RETRYREQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)UNC_H_INGRESS_RETRY_REQ_Q1_RETRYUNC_H_INGRESS_RETRY_ISMQ0_RETRYUNC_H_INGRESS_RETRY_OTHER0_RETRYUNC_H_INGRESS_RETRY_OTHER1_RETRYCache Lookups. Counts the number of times the LLC was accessed.Counts the number of entries successfully inserted into the TOR that match  qualifications specified by the subevent.For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subeventMiscellaneous events in the ChaCMS Agent0 AD Credits Acquired.CMS Agent0 AD Credits Occupancy.UNC_H_AG0_AD_CRD_OCCUPANCY_EXTCMS Agent0 AD Credits Acquired For Transgress.CMS Agent1 AD Credits Acquired .CMS Agent1 AD Credits Occupancy.UNC_H_AG1_AD_CRD_OCCUPANCY_EXTCMS Agent0 BL Credits Acquired.CMS Agent0 BL Credits Occupancy.UNC_H_AG0_BL_CRD_OCCUPANCY_EXTCMS Agent1 BL Credits Acquired.CMS Agent1 BL Credits Occupancy.UNC_H_AG1_BL_CRD_OCCUPANCY_EXTUNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_ADStall on No AD Transgress Credits.UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD_EXTUNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_ADUNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD_EXTUNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BLUNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL_EXTUNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BLUNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL_EXTCycles CMS Vertical Egress Queue Is Full.Cycles CMS Vertical Egress Queue Is Not Empty.CMS Vertical Egress Injection Starvation.CMS Horizontal Egress Occupancy.CMS Horizontal Egress Inserts.Cycles CMS Horizontal Egress Queue is Full.Cycles CMS Horizontal Egress Queue is Not Empty.CMS Horizontal Egress Injection Starvation.Number of incoming messages from the Vertical ring that were bounced, by ring type.Number of incoming messages from the Horizontal ring that were bounced, by ring type.Vertical ring sink starvation count.Horizontal ring sink starvation count.Counts cycles in throttle mode.Counts cycles source throttling is assertedCounts the number of cycles that the Vertical AD ring is being used at this ring stop.Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.Counts the number of cycles that the Vertical AK ring is being used at this ring stop.Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.Counts the number of cycles that the Vertical BL ring is being used at this ring stop.Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.Counts the number of cycles that the Vertical IV ring is being used at this ring stop.Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements.Transgress Ingress Occupancy. Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh.Transgress Ingress Allocations. Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh.Transgress Ingress Bypass. Number of packets bypassing the CMS Ingress.Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority.Counts the number of times that an RFO hits in S state.Any reject from request queue0Victimized Lines matching the NID filter.Victimized Lines does not matching the NID.knm_unc_cha37uncore_cha_37knl_unc_cha37knm_unc_cha36uncore_cha_36knl_unc_cha36knm_unc_cha35uncore_cha_35knl_unc_cha35knm_unc_cha34uncore_cha_34knl_unc_cha34knm_unc_cha33uncore_cha_33knl_unc_cha33knm_unc_cha32uncore_cha_32knl_unc_cha32knm_unc_cha31uncore_cha_31knl_unc_cha31knm_unc_cha30uncore_cha_30knl_unc_cha30knm_unc_cha29uncore_cha_29knl_unc_cha29knm_unc_cha28uncore_cha_28knl_unc_cha28knm_unc_cha27knl_unc_cha27knm_unc_cha26knl_unc_cha26knm_unc_cha25knl_unc_cha25knm_unc_cha24knl_unc_cha24knm_unc_cha23knl_unc_cha23knm_unc_cha22knl_unc_cha22knm_unc_cha21knl_unc_cha21knm_unc_cha20knl_unc_cha20knm_unc_cha19knl_unc_cha19knm_unc_cha18knl_unc_cha18knm_unc_cha17knl_unc_cha17knm_unc_cha16knl_unc_cha16knm_unc_cha15knl_unc_cha15knm_unc_cha14knl_unc_cha14knm_unc_cha13knl_unc_cha13knm_unc_cha12knl_unc_cha12knm_unc_cha11knl_unc_cha11knm_unc_cha10knl_unc_cha10knm_unc_cha9knl_unc_cha9knm_unc_cha8knl_unc_cha8knm_unc_cha7knl_unc_cha7knm_unc_cha6knl_unc_cha6knm_unc_cha5knl_unc_cha5knm_unc_cha4knl_unc_cha4knm_unc_cha3knl_unc_cha3knm_unc_cha2knl_unc_cha2knm_unc_cha1knl_unc_cha1knm_unc_cha0knl_unc_cha0UNC_H_U_CLOCKTICKSUNC_H_INGRESS_OCCUPANCYUNC_H_INGRESS_INSERTSUNC_H_INGRESS_INT_STARVEDCycles Internal StarvationISMQ RejectsISMQ retriesOther Queue RetriesUNC_H_SF_LOOKUPUNC_H_CACHE_LINES_VICTIMIZEDUNC_H_TOR_INSERTSUNC_H_TOR_OCCUPANCYUNC_H_MISCUNC_H_AG0_AD_CRD_ACQUIREDUNC_H_AG0_AD_CRD_ACQUIRED_EXTUNC_H_AG0_AD_CRD_OCCUPANCYUNC_H_AG1_AD_CRD_ACQUIREDUNC_H_AG1_AD_CRD_ACQUIRED_EXTUNC_H_AG1_AD_CRD_OCCUPANCYUNC_H_AG0_BL_CRD_ACQUIREDUNC_H_AG0_BL_CRD_ACQUIRED_EXTUNC_H_AG0_BL_CRD_OCCUPANCYUNC_H_AG1_BL_CRD_ACQUIREDUNC_H_AG1_BL_CRD_ACQUIRED_EXTUNC_H_AG1_BL_CRD_OCCUPANCYUNC_H_EGRESS_VERT_OCCUPANCYCMS Vert Egress Occupancy.UNC_H_EGRESS_VERT_INSERTSCMS Vert Egress Allocations.UNC_H_EGRESS_VERT_CYCLES_FULLUNC_H_EGRESS_VERT_CYCLES_NEUNC_H_EGRESS_VERT_NACKCMS Vertical Egress NACKs.UNC_H_EGRESS_VERT_STARVEDUNC_H_EGRESS_VERT_ADS_USEDCMS Vertical ADS Used.UNC_H_EGRESS_VERT_BYPASSCMS Vertical Egress Bypass.UNC_H_EGRESS_HORZ_OCCUPANCYUNC_H_EGRESS_HORZ_INSERTSUNC_H_EGRESS_HORZ_CYCLES_FULLUNC_H_EGRESS_HORZ_CYCLES_NEUNC_H_EGRESS_HORZ_NACKCMS Horizontal Egress NACKs.UNC_H_EGRESS_HORZ_STARVEDUNC_H_EGRESS_HORZ_ADS_USEDCMS Horizontal ADS Used.UNC_H_EGRESS_HORZ_BYPASSCMS Horizontal Egress Bypass.UNC_H_RING_BOUNCES_VERTUNC_H_RING_BOUNCES_HORZUNC_H_RING_SINK_STARVED_VERTUNC_H_RING_SINK_STARVED_HORZUNC_H_RING_SRC_THRTUNC_H_FAST_ASSERTEDUNC_H_VERT_RING_AD_IN_USEUNC_H_HORZ_RING_AD_IN_USEUNC_H_VERT_RING_AK_IN_USEUNC_H_HORZ_RING_AK_IN_USEUNC_H_VERT_RING_BL_IN_USEUNC_H_HORZ_RING_BL_IN_USEUNC_H_VERT_RING_IV_IN_USEUNC_H_HORZ_RING_IV_IN_USEUNC_H_EGRESS_ORDERINGUNC_H_TG_INGRESS_OCCUPANCYUNC_H_TG_INGRESS_INSERTSUNC_H_TG_INGRESS_BYPASSUNC_H_TG_INGRESS_CRD_STARVEDUNC_H_TG_INGRESS_BUSY_STARVEDIVFIV_SNP_GO_UPIV_SNP_GO_DNleftrightup - vertical - horizontal - AD ring - AK ring - BL ring - IV ringAD - Agent 0AK - Agent 0BL - Agent 0IV_AG0IV - Agent 0AD - Agent 1AK - Agent 1BL - Agent 1TGR8for Transgress 8ANY_OF_TGR0_THRU_TGR7for Transgress 0-7for Transgress 0for Transgress 1for Transgress 2for Transgress 3for Transgress 4for Transgress 5TGR6for Transgress 6for Transgress 7Silent Snoop EvictionWrite Combining Aliasing.CV0 Prefetch Victim.CV0 Prefetch Miss. -IRQ. -SF/LLC Evictions. -PRQ. -IPQ. -Hit (Not a Miss). -Miss.IRQ_HIT -IRQ HIT.IRQ_MISS -IRQ MISS.PRQ_HIT -PRQ HIT.PRQ_MISS -PRQ MISS.IPQ_HIT -IPQ HITIPQ_MISS -IPQ MISSANY_REJECTSF victimSF wayallow snoopPA matchAD RequestAD ResponseBL ResponseBL WBBL NCBBL NCSAK non upiIV non upiInternal starved with IRQ.Internal starved with IPQ.Internal starved with ISMQ.Internal starved with PRQ.Intel Knights Mill M2PCIe uncoreIntel Knights Landing M2PCIe uncoreIngress Queue Cycles Not Empty. Counts the number of cycles when the M2PCIe Ingress is not emptyEgress (to CMS) Cycles Not Empty. Counts the number of cycles when the M2PCIe Egress is not emptyEgress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queueEgress (to CMS) Cycles Full. Counts the number of cycles when the M2PCIe Egress is fullknm_unc_m2pcieuncore_m2pcieknl_unc_m2pcieUNC_M2P_INGRESS_CYCLES_NEUNC_M2P_EGRESS_CYCLES_NEUNC_M2P_EGRESS_INSERTSUNC_M2P_EGRESS_CYCLES_FULLAD_0AK_0BL_0AK_CRD_0AD_1AK_1BL_1AK_CRD_1CBO_IDICBO_NCBCBO_NCSIntel GoldmontglmRequests rejected by the XQISSUE_SLOTS_NOT_CONSUMEDLoads blocked (Precise Event)DL1Cycles a divider is busyMS decode startsRequests rejected by the L2Q DTLB_MISS_STORESAll machine clearsFULL_STRM_STFULL_STRM_ST:PARTIAL_STRM_STANY_PF_DATA_RDRequest: number of RFOResponse: any response typeSupplier: counts L2 hitsL2_MISS_HIT_OTHER_CORE_NO_FWDL2_MISS_HITM_OTHER_COREL2_MISS_SNP_NON_DRAML2_MISS_SNP_ANYMS_ENTRYIDIVFPDIVDIRTY_EVICTION4K_ALIASWCB_HITDRAM_HITL2 cache request missesRESOURCE_FULLRECOVERYLOAD_PAGE_SPLITSTORE_PAGE_SPLIT\_References per ICache line that are available in the ICache (hit). This event counts differently than Intel processors based on Silvermont microarchitectureRetired mispredicted branch instructions (Precise Event)Decode restrictions due to predicting wrong instruction lengthLoad uops that split a page (Precise Event)Unfilled issue slots per cycle because of a full resource in the backendLoad uops retired that hit L1 data cache (Precise Event)L1 Cache evictions for dirty dataCycles where code-fetch is stalled and an ICache miss is outstanding.  This is not the same as an ICache MissUops requested but not-delivered to the back-end per cycleNumber of mispredicted branch instructions retiredLoad uops retired (Precise Event)Uops issued to the back end per cycleUnhalted reference cycles. Ticks at constant reference frequencyNumber of branch instructions retiredDuration of D-side page-walks in cyclesBACLEARs asserted for any branch typeCore cycles when core is not halted  (Fixed event)Core clock cycles whenever the clock signal on the specific core is running (not halted)Reference cycles when core is not halted  (Fixed event)Reference cycles when core is not haltedBACLEARs asserted for return branchBACLEARs asserted for conditional branchDuration of I-side pagewalks in cyclesDuration of page-walks in cyclesStore uops retired (Precise Event)Load uops retired that missed the DTLB (Precise Event)Store uops retired that missed the DTLB (Precise Event)Memory uops retired that missed the DTLB (Precise Event)Locked load uops retired (Precise Event)Load uops retired that split a cache-line (Precise Event)Stores uops retired that split a cache-line (Precise Event)Memory uops retired that split a cache-line (Precise Event)Retired conditional branch instructions that were taken (Precise Event)Retired near relative call instructions (Precise Event)Retired near indirect call instructions (Precise Event)Retired near return instructions (Precise Event)Retired instructions of near indirect Jmp or call (Precise Event)Retired far branch instructions (Precise Event)Machine cleas due to memory ordering issueMachine clears due to FP assistsMachine clears due to memory disambiguationRequest: number of data cacheline reads generated by L2 prefetcherRequest: number of partil readsRequest: number of partial writesRequest: number of uncached code readsRequest: number of streaming store requests for full cachelineRequest: number of cacheline requests due to software prefetchRequest: number of data cacheline reads generated by L1 data prefetcherRequest: number of streaming store requests for partial cachelineRequest: number of streaming store requests for partial or full cachelineRequest: number of prefetch data readsPF_DATA_RD:SW_PF:PF_L1_DATA_RDL2_MISS_SNP_MISS_OR_NO_SNOOP_NEEDEDSnoop: counts number true misses to this processor module for which a snoop request missed the other processor module or no snoop was neededSnoop: counts number of times a snoop request hits the other processor module but no data forwarding is neededSnoop: counts number of times a snoop request hits in the other processor module or other core's L1 where a modified copy (M-state) is foundL2_MISS_SNP_MISS_OR_NO_SNOOP_NEEDED:L2_MISS_HIT_OTHER_CORE_NO_FWD:L2_MISS_HITM_OTHER_CORE:L2_MISS_SNP_NON_DRAMOutstanding request:  counts weighted cycles of outstanding offcore requests of the request type specified in the bits 15:0 of offcore_response from the time the XQ receives the request and any response received. Bits 37:16 must be set to 0. This is only available for offcore_response_0MS uops retired (Precise Event)Cycles the integer divide unit is busyCycles the FP divide unit is busyLoads blocked because address in not in the UTLB (Precise Event)Loads blocked due to store forward restriction (Precise Event)Loads blocked due to store data not ready (Precise Event)Loads blocked because address has 4k partial address false dependence (Precise Event)Load uops retired that missed L1 data cache (Precise Event)Load uops retired that hit L2 (Precise Event)Load uops retired that missed L2 (Precise Event)Memory uop retired where cross core or cross module HITM occurred (Precise Event)Loads retired that hit WCB (Precise Event)Loads retired that came from DRAM (Precise Event)Unfilled issue slots per cycle to recoverUnfilled issue slots per cycleCounts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The event continues counting during hardware interrupts, traps, and inside interrupt handlers.  This is an architectural performance event.  This event uses a (_P)rogrammable general purpose performance counter. *This event is Precise Event capable:  The EventingRIP field in the PEBS record is precise to the address of the instruction which caused the event.  Note: Because PEBS records can be collected only on IA32_PMC0, only one event can use the PEBS facility at a time.Store uops that split a page (Precise Event)Retired mispredicted conditional branch instructions (Precise Event)Retired mispredicted conditional branch instructions that were taken (Precise Event)Retired mispredicted near indirect call instructions (Precise Event)Retired mispredicted near return instructions (Precise Event)Retired mispredicted instructions of near indirect Jmp or near indirect call (Precise Event)Cycles pending interrupts are maskedReferences per ICache line that are not available in the ICache (miss). This event counts differently than Intel processors based on Silvermont microarchitectureReferences per ICache line. This event counts differently than Intel processors based on Silvermont microarchitecturecmplthrPentium4 (Prescott)netburst_pPentium4netburstcomplementedgeTC_deliver_modeBBIBBPU_fetch_requestTCMISSTrace cache lookup missITLB_referenceHIT_UCUncacheable ITLB hitmemory_cancelST_RB_FULL64K_CONFConflicts due to 64K aliasingmemory_completeLSCSSCAny split stores completedload_port_replaySPLIT_LDSplit loadstore_port_replaySPLIT_STSplit storeMOB_load_replayNO_STANO_STDPARTIAL_DATAUNALGN_ADDRpage_walk_typeDTMISSITMISSBSQ_cache_referenceRD_2ndL_HITSRD_2ndL_HITERD_2ndL_HITMRD_3rdL_HITSRD_3rdL_HITERD_3rdL_HITMRD_2ndL_MISSRead 2nd level cache missRD_3rdL_MISSRead 3rd level cache missWR_2ndL_MISSIOQ_allocationTYPE_BIT0Bus request type (bit 0)TYPE_BIT1Bus request type (bit 1)TYPE_BIT2Bus request type (bit 2)TYPE_BIT3Bus request type (bit 3)TYPE_BIT4Bus request type (bit 4)ALL_READCount read entriesALL_WRITECount write entriesMEM_UCMEM_WCMEM_WTMEM_WPMEM_WBIOQ_active_entriesFSB_data_activityDRDY_DRVDRDY_OWNDRDY_OTHERDBSY_DRVDBSY_OWNDBSY_OTHERBSQ_allocationREQ_TYPE0REQ_TYPE1REQ_LEN0REQ_LEN1REQ_IO_TYPEREQ_LOCK_TYPERequest type is bus lockREQ_CACHE_TYPERequest type is cacheableREQ_SPLIT_TYPEREQ_DEM_TYPEREQ_ORD_TYPERequest is an ordered typeMEM_TYPE0MEM_TYPE1MEM_TYPE2BSQ_active_entriesSSE_input_assistpacked_SP_uopTAG0TAG1TAG2TAG3packed_DP_uopscalar_SP_uopscalar_DP_uop64bit_MMX_uop128bit_MMX_uopx87_FP_uopCount all x87 FP uopsTC_miscNumber of flushesglobal_power_eventsRUNNINGtc_ms_xferCISCA TC to MS transfer occurreduop_queue_writesFROM_TC_BUILDFROM_TC_DELIVERFROM_ROMretired_mispred_branch_typeConditional jumpsIndirect call branchesReturn branchesretired_branch_typeresource_stallSBFULLWC_BufferWCB_EVICTSWCB_FULL_EVICTb2b_cyclesBIT5BIT6bnrBIT7BIT8bit 8BIT9bit 9front_end_eventNBOGUSThe marked uops are not bogusThe marked uops are bogusexecution_eventNBOGUS0NBOGUS1NBOGUS2NBOGUS3replay_eventL1_LD_MISSL2_LD_MISSDTLB_LD_MISSDTLB_ST_MISSDTLB_ALL_MISSBR_MSPMOB_LD_REPLAYSP_LD_RETSP_ST_RETinstr_retiredNBOGUSNTAGNBOGUSTAGuops_retireduops_typeTAGLOADSThe uop is a load operationTAGSTORESThe uop is a store operationMMNPBranch not-taken predictedMMNMBranch not-taken mispredictedMMTPBranch taken predictedMMTMBranch taken mispredictedmispred_branch_retiredx87_assistFPSUHandle FP stack underflowFPSOHandle FP stack overflowPOAOHandle x87 output overflowPOAUHandle x87 output underflowPREAHandle x87 input assistmachine_clearMOCLEARSMCLEARinstr_completedNon-bogus instructionsBogus instructions[0x%lx 0x%lx 0x%lx usr=%d os=%d tag_ena=%d tag_val=%d evmask=0x%x evsel=0x%x escr_sel=0x%x comp=%d cmpl=%d thr=%d e=%dpmu: %s event%d:%s umask%d: %s :: invalid bit field
pmu: %s event%d:%s :: more than one default umask
pmu: %s event%d:%s :: no event mask end-marker
event threshold in range [0-15]The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor packageBoth logical CPUs in deliver modeLogical CPU 0 in deliver mode and logical CPU 1 in build modeLogical CPU 0 in deliver mode and logical CPU 1 either halted, under machine clear condition, or transitioning to a long microcode flowLogical CPU 0 in build mode and logical CPU 1 is in deliver modeBoth logical CPUs in build modeLogical CPU 0 in build mode and logical CPU 1 either halted, under machine clear condition, or transitioning to a long microcode flowLogical CPU 0 either halted, under machine clear condition, or transitioning to a long microcode flow, and logical CPU 1 in deliver modeLogical CPU 0 either halted, under machine clear condition, or transitioning to a long microcode flow, and logical CPU 1 in build modeInstruction fetch requests by the Branch Prediction UnitTranslations using the Instruction Translation Look-Aside BufferCanceling of various types of requests in the Data cache Address Control unit (DAC)Replayed because no store request buffer is availableCompletions of a load split, store split, uncacheable (UC) split, or UC loadLoad split completed, excluding UC/WC loadsReplayed events at the load portReplayed events at the store portCount of times the memory order buffer (MOB) caused a load operation to be replayedReplayed because of unknown store addressReplayed because of unknown store dataReplayed because of partially overlapped data access between the load and store operationsReplayed because the lower 4 bits of the linear address do not match between the load and store operationsPage walks that the page miss handler (PMH) performsPage walk for a data TLB miss (load or store)Page walk for an instruction TLB missCache references (2nd or 3rd level caches) as seen by the bus unit. Read types include both load and RFO, and write types include writebacks and evictionsRead 2nd level cache hit SharedRead 2nd level cache hit ExclusiveRead 2nd level cache hit ModifiedRead 3rd level cache hit SharedRead 3rd level cache hit ExclusiveRead 3rd level cache hit ModifiedA writeback lookup from DAC misses the 2nd level cache (unlikely to happen)Count of various types of transactions on the bus. A count is generated each time a transaction is allocated into the IOQ that matches the specified mask bits. An allocated entry can be a sector (64 bytes) or a chunk of 8 bytes. Requests are counted once per retry. All 'TYPE_BIT*' event-masks together are treated as a single 5-bit valueCount UC memory access entriesCount WC memory access entriesCount write-through (WT) memory access entriesCount write-protected (WP) memory access entriesCount WB memory access entriesCount all store requests driven by processor, as opposed to other processor or DMACount all requests driven by other processors or DMAInclude HW and SW prefetch requests in the countNumber of entries (clipped at 15) in the IOQ that are active. An allocated entry can be a sector (64 bytes) or a chunk of 8 bytes. This event must be programmed in conjunction with IOQ_allocation. All 'TYPE_BIT*' event-masks together are treated as a single 5-bit valueCount of DRDY or DBSY events that occur on the front side busCount when this processor drives data onto the bus. Includes writes and implicit writebacksCount when this processor reads data from the bus. Includes loads and some PIC transactions. Count DRDY events that we drive. Count DRDY events sampled that we ownCount when data is on the bus but not being sampled by the processor. It may or may not be driven by this processorCount when this processor reserves the bus for use in the next bus cycle in order to drive dataCount when some agent reserves the bus for use in the next bus cycle to drive data that this processor will sampleCount when some agent reserves the bus for use in the next bus cycle to drive data that this processor will NOT sample. It may or may not be being driven by this processorAllocations in the Bus Sequence Unit (BSQ). The event mask bits consist of four sub-groups: request type, request length, memory type, and a sub-group consisting mostly of independent bits (5 through 10). Must specify a mask for each sub-groupAlong with REQ_TYPE1, request type encodings are: 0 - Read (excludes read invalidate), 1 - Read invalidate, 2 - Write (other than writebacks), 3 - Writeback (evicted from cache)Along with REQ_TYPE0, request type encodings are: 0 - Read (excludes read invalidate), 1 - Read invalidate, 2 - Write (other than writebacks), 3 - Writeback (evicted from cache)Along with REQ_LEN1, request length encodings are: 0 - zero chunks, 1 - one chunk, 3 - eight chunksAlong with REQ_LEN0, request length encodings are: 0 - zero chunks, 1 - one chunk, 3 - eight chunksRequest type is input or outputRequest type is a bus 8-byte chunk split across an 8-byte boundary0: Request type is HW.SW prefetch. 1: Request type is a demandAlong with MEM_TYPE1 and MEM_TYPE2, memory type encodings are: 0 - UC, 1 - USWC, 4- WT, 5 - WP, 6 - WBAlong with MEM_TYPE0 and MEM_TYPE2, memory type encodings are: 0 - UC, 1 - USWC, 4- WT, 5 - WP, 6 - WBAlong with MEM_TYPE0 and MEM_TYPE1, memory type encodings are: 0 - UC, 1 - USWC, 4- WT, 5 - WP, 6 - WBNumber of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocationNumber of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn't setCount assists for SSE/SSE2/SSE3 uopsNumber of packed single-precision uopsCount all uops operating on packed single-precisions operandsTag this event with tag bit 0 for retirement counting with execution_eventTag this event with tag bit 1 for retirement counting with execution_eventTag this event with tag bit 2 for retirement counting with execution_eventTag this event with tag bit 3 for retirement counting with execution_eventNumber of packed double-precision uopsCount all uops operating on packed double-precisions operandsNumber of scalar single-precision uopsCount all uops operating on scalar single-precisions operandsNumber of scalar double-precision uopsCount all uops operating on scalar double-precisions operandsNumber of MMX instructions which operate on 64-bit SIMD operandsCount all uops operating on 64-bit SIMD integer operands in memory or MMX registersNumber of MMX instructions which operate on 128-bit SIMD operandsCount all uops operating on 128-bit SIMD integer operands in memory or MMX registersNumber of x87 floating-point uopsMiscellaneous events detected by the TC. The counter will count twice for each occurrenceCounts the time during which a processor is not stoppedThe processor is active (includes the handling of HLT STPCLK and throttlingNumber of times that uop delivery changed from TC to MS ROMNumber of valid uops written to the uop queueThe uops being written are from TC build modeThe uops being written are from TC deliver modeThe uops being written are from microcode ROMNumber of retiring mispredicted branches by typeReturns, indirect calls, or indirect jumpsNumber of retiring branches by typeOccurrences of latency or stalls in the AllocatorA stall due to lack of store buffersNumber of Write Combining Buffer operationsWC Buffer evictions of all causesWC Buffer eviction; no WC buffer is availableNumber of back-to-back bus cyclesNumber of bus-not-ready conditionsNumber of snoop hit modified bus trafficCount of different types of responsesNumber of retirements of tagged uops which are specified through the front-end tagging mechanismNumber of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be taggedNumber of retirements of tagged uops which are specified through the replay tagging mechanismVirtual mask for L1 cache load miss replaysVirtual mask for L2 cache load miss replaysVirtual mask for DTLB load miss replaysVirtual mask for DTLB store miss replaysVirtual mask for all DTLB miss replaysVirtual mask for tagged mispredicted branch replaysVirtual mask for MOB load replaysVirtual mask for split load replays. Use with load_port_replay eventVirtual mask for split store replays. Use with store_port_replay eventNumber of instructions retired during a clock cycleNon-bogus instructions that are not taggedNon-bogus instructions that are taggedBogus instructions that are not taggedBogus instructions that are taggedNumber of uops retired during a clock cycleThis event is used in conjunction with with the front-end mechanism to tag load and store uopsNumber of retirements of a branchNumber of retirements of mispredicted IA-32 branch instructionsThe retired instruction is not bogusNumber of retirements of x87 instructions that required special handlingNumber of occurrences when the entire pipeline of the machine is clearedCounts for a portion of the many cycles while the machine is cleared for any cause. Use edge-triggering for this bit only to get a count of occurrences versus a durationIncrements each time the machine is cleared due to memory ordering issuesIncrements each time the machine is cleared due to self-modifying code issuesInstructions that have completed and retired during a clock cycle (models 3, 4, 6 only)�����p���
��@��AMD64 K7amd64_k7DATA_CACHE_ACCESSESData Cache AccessesDATA_CACHE_MISSESData Cache MissesDATA_CACHE_REFILLSData Cache Refills from L2DATA_CACHE_LINES_EVICTEDData Cache Lines EvictedL1_DTLB_MISS_AND_L2_DTLB_HITL1 DTLB Miss and L2 DTLB HitL1_DTLB_AND_L2_DTLB_MISSL1 DTLB and L2 DTLB MissMISALIGNED_ACCESSESMisaligned AccessesCPU Clocks not HaltedINSTRUCTION_CACHE_FETCHESInstruction Cache FetchesINSTRUCTION_CACHE_MISSESInstruction Cache MissesL1_ITLB_MISS_AND_L2_ITLB_HITL1 ITLB Miss and L2 ITLB HitL1_ITLB_MISS_AND_L2_ITLB_MISSL1 ITLB Miss and L2 ITLB MissRETIRED_INSTRUCTIONSRETIRED_UOPSRetired uopsRETIRED_BRANCH_INSTRUCTIONSRetired Branch InstructionsRETIRED_FAR_CONTROL_TRANSFERSRetired Far Control TransfersRETIRED_BRANCH_RESYNCSINTERRUPTS_MASKED_CYCLESInterrupts-Masked CyclesINTERRUPTS_TAKENInterrupts TakenExclusiveOwnedModifiedL2_INVALIDInvalid line from L2L2_SHAREDShared-state line from L2L2_EXCLUSIVEExclusive-state line from L2L2_OWNEDOwned-state line from L2L2_MODIFIEDModified-state line from L2DATA_CACHE_REFILLS_FROM_SYSTEMData Cache Refills from SystemRetired Instructions (includes exceptions, interrupts, resyncs)RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONSRetired Mispredicted Branch InstructionsRETIRED_TAKEN_BRANCH_INSTRUCTIONSRetired Taken Branch InstructionsRETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTEDRetired Taken Branch Instructions MispredictedRetired Branch Resyncs (only non-control transfer branches)INTERRUPTS_MASKED_CYCLES_WITH_INTERRUPT_PENDINGInterrupts-Masked Cycles with Interrupt PendingInvalid, Shared, Exclusive, Owned, ModifiedShared, Exclusive, Owned, Modified State RefillsAMD64 K8 RevGamd64_k8_revgAMD64 K8 RevFamd64_k8_revfAMD64 K8 RevEamd64_k8_reveAMD64 K8 RevDamd64_k8_revdAMD64 K8 RevCamd64_k8_revcAMD64 K8 RevBamd64_k8_revbDISPATCHED_FPUDispatched FPU OperationsCYCLES_NO_FPU_OPS_RETIREDDISPATCHED_FPU_OPS_FAST_FLAGSEGMENT_REGISTER_LOADSSegment Register LoadsLS_BUFFER_2_FULL_CYCLESLS Buffer 2 FullLOCKED_OPSLocked OperationsMEMORY_REQUESTSMemory Requests by TypeDATA_PREFETCHESData PrefetcherSYSTEM_READ_RESPONSESQUADWORDS_WRITTEN_TO_SYSTEMQuadwords Written to SystemREQUESTS_TO_L2Requests to L2 CacheL2_CACHE_MISSL2 Cache MissesL2_FILL_WRITEBACKL2 Fill/WritebackINSTRUCTION_FETCH_STALLInstruction Fetch StallRETURN_STACK_HITSReturn Stack HitsRETURN_STACK_OVERFLOWSReturn Stack OverflowsRETIRED_CLFLUSH_INSTRUCTIONSRetired CLFLUSH InstructionsRETIRED_CPUID_INSTRUCTIONSRetired CPUID InstructionsRetired InstructionsRetired Branch ResyncsRETIRED_NEAR_RETURNSRetired Near ReturnsRetired MMX/FP InstructionsDECODER_EMPTYDecoder EmptyDISPATCH_STALLSDispatch StallsDISPATCH_STALL_FOR_FPU_FULLDispatch Stall for FPU FullDISPATCH_STALL_FOR_LS_FULLDispatch Stall for LS FullFPU_EXCEPTIONSFPU ExceptionsDR0_BREAKPOINT_MATCHESDR0 Breakpoint MatchesDR1_BREAKPOINT_MATCHESDR1 Breakpoint MatchesDR2_BREAKPOINT_MATCHESDR2 Breakpoint MatchesDR3_BREAKPOINT_MATCHESDR3 Breakpoint MatchesDRAM_ACCESSES_PAGEDRAM AccessesMEMORY_CONTROLLER_TURNAROUNDSMemory Controller TurnaroundsMEMORY_CONTROLLER_BYPASSSIZED_BLOCKSSized BlocksTHERMAL_STATUS_AND_ECC_ERRORSThermal Status and ECC ErrorsCPU_IO_REQUESTS_TO_MEMORY_IOCPU/IO Requests to Memory/IOCACHE_BLOCKCache Block CommandsSIZED_COMMANDSSized CommandsGARTGART EventsHYPERTRANSPORT_LINK0HYPERTRANSPORT_LINK1HYPERTRANSPORT_LINK2COMMAND_DWORD_SENTCommand dword sentDATA_DWORD_SENTData dword sentBUFFER_RELEASE_DWORD_SENTBuffer release dword sentNOP_DWORD_SENTNop dword sent (idle)All sub-events selectedAPERTURE_HIT_FROM_CPUAPERTURE_HIT_FROM_IOGART missProbe missProbe hit cleanHIT_DIRTY_NO_MEMORY_CANCELHIT_DIRTY_WITH_MEMORY_CANCELUPSTREAM_WRITESUpstream writesNON_POSTED_WRITE_BYTENON_POSTED_WRITE_DWORDREAD_BYTE_4_BYTESREAD_DWORD_1_16_DWORDSREAD_MODIFY_WRITERdModWrVICTIM_WRITEBACKVictim Block (Writeback)DCACHE_LOAD_MISSSHARED_ICACHE_REFILLREAD_BLOCK_MODIFIEDREAD_TO_DIRTYI_O_TO_I_OI/O to I/OI_O_TO_MEMI/O to MemCPU_TO_I_OCPU to I/OCPU_TO_MEMCPU to MemTO_REMOTE_NODETo remote nodeTO_LOCAL_NODETo local nodeFROM_REMOTE_NODEFrom remote nodeFROM_LOCAL_NODEFrom local nodeCLKS_CPU_ACTIVECLKS_CPU_INACTIVECLKS_DIE_TEMP_TOO_HIGHCLKS_TEMP_THRESHOLD_EXCEEDEDDRAM_ECC_ERRORS32_BYTE_WRITES32-byte Sized Writes64_BYTE_WRITES64-byte Sized Writes32_BYTE_READS32-byte Sized Reads64_BYTE_READS64-byte Sized ReadsHIGH_PRIORITYLOW_PRIORITYDRAM_INTERFACEDRAM_QUEUEDRAM controller queue bypassCHIP_SELECTDIMM (chip select) turnaroundPage Hit, Miss, or ConflictX87_RECLASS_MICROFAULTSX87 reclass microfaultsSSE_RETYPE_MICROFAULTSSSE retype microfaultsSSE_RECLASS_MICROFAULTSSSE reclass microfaultsSSE_AND_X87_MICROTRAPSSSE and x87 microtrapsPOSITION_0With low op in position 0POSITION_1With low op in position 1POSITION_2With low op in position 2X87 instructionsMMX_AND_3DNOWMMX and 3DNow! instructionsPACKED_SSE_AND_SSE2SCALAR_SSE_AND_SSE2L2_FILLSL2_WRITEBACKSL2 Writebacks to system.IC fillTLB_WALKTLB page table walkInstructions, Data, TLB walkDC fillTLB fill (page table walks)Tag snoop requestCancelled requestAll non-cancelled requestsQUADWORD_WRITE_TRANSFERQuadword write transferExclusive, Modified, SharedCancelled prefetchesATTEMPTEDPrefetch attemptsStore (PrefetchW)NTA (PrefetchNTA)SCRUBBER_ERRORScrubber errorPIGGYBACK_ERRORPiggyback scrubber errorsRefill from SystemNON_CACHEABLEWRITE_COMBININGStreaming store (SS) requestsCYCLES_SPECULATIVE_PHASECYCLES_NON_SPECULATIVE_PHASEHSAll segmentsOPS_ADDAdd pipe opsOPS_MULTIPLYMultiply pipe opsOPS_STOREStore pipe opsOPS_ADD_PIPE_LOAD_OPSAdd pipe load opsOPS_MULTIPLY_PIPE_LOAD_OPSMultiply pipe load opsOPS_STORE_PIPE_LOAD_OPSStore pipe load opsCycles with no FPU Ops RetiredDispatched Fast Flag FPU OperationsPIPELINE_RESTART_DUE_TO_SELF_MODIFYING_CODEPipeline restart due to self-modifying codePIPELINE_RESTART_DUE_TO_PROBE_HITPipeline restart due to probe hitData Cache Refills from L2 or SystemMICROARCHITECTURAL_LATE_CANCEL_OF_AN_ACCESSMicroarchitectural Late Cancel of an AccessMICROARCHITECTURAL_EARLY_CANCEL_OF_AN_ACCESSMicroarchitectural Early Cancel of an AccessSCRUBBER_SINGLE_BIT_ECC_ERRORSSingle-bit ECC Errors Recorded by ScrubberPREFETCH_INSTRUCTIONS_DISPATCHEDPrefetch Instructions DispatchedDCACHE_MISSES_BY_LOCKED_INSTRUCTIONSDCACHE Misses by Locked InstructionsSystem Read Responses by Coherency StateINSTRUCTION_CACHE_REFILLS_FROM_L2Instruction Cache Refills from L2INSTRUCTION_CACHE_REFILLS_FROM_SYSTEMInstruction Cache Refills from SystemPIPELINE_RESTART_DUE_TO_INSTRUCTION_STREAM_PROBEPipeline Restart Due to Instruction Stream ProbeRETIRED_NEAR_RETURNS_MISPREDICTEDRetired Near Returns MispredictedRETIRED_INDIRECT_BRANCHES_MISPREDICTEDRetired Indirect Branches MispredictedRETIRED_MMX_AND_FP_INSTRUCTIONSRETIRED_FASTPATH_DOUBLE_OP_INSTRUCTIONSRetired Fastpath Double Op InstructionsDISPATCH_STALL_FOR_BRANCH_ABORTDispatch Stall for Branch Abort to RetireDISPATCH_STALL_FOR_SERIALIZATIONDispatch Stall for SerializationDISPATCH_STALL_FOR_SEGMENT_LOADDispatch Stall for Segment LoadDISPATCH_STALL_FOR_REORDER_BUFFER_FULLDispatch Stall for Reorder Buffer FullDISPATCH_STALL_FOR_RESERVATION_STATION_FULLDispatch Stall for Reservation Station FullDISPATCH_STALL_WAITING_FOR_ALL_QUIETDispatch Stall Waiting for All QuietDISPATCH_STALL_FOR_FAR_TRANSFER_OR_RSYNCDispatch Stall for Far Transfer or Resync to RetireMEMORY_CONTROLLER_PAGE_TABLE_OVERFLOWSMemory Controller Page Table OverflowsMemory Controller Bypass Counter SaturationProbe Responses and Upstream RequestsHyperTransport Link 0 Transmit BandwidthHyperTransport Link 1 Transmit BandwidthHyperTransport Link 2 Transmit BandwidthGART aperture hit on access from CPUGART aperture hit on access from I/OProbe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)Probe hit dirty with memory cancel (probed by DMA read or cache refill request)UPSTREAM_DISPLAY_REFRESH_READSUpstream display refresh readsUPSTREAM_NON_DISPLAY_REFRESH_READSUpstream non-display refresh readsNonPosted SzWr Byte (1-32 bytes) Legacy or mapped I/O, typically 1-4 bytesNonPosted SzWr Dword (1-16 dwords) Legacy or mapped I/O, typically 1 dwordPosted SzWr Byte (1-32 bytes) Sub-cache-line DMA writes, size varies; also flushes of partially-filled Write Combining bufferPosted SzWr Dword (1-16 dwords) Block-oriented DMA writes, often cache-line sized; also processor Write Combining buffer flushesSzRd Byte (4 bytes) Legacy or mapped I/OSzRd Dword (1-16 dwords) Block-oriented DMA reads, typically cache-line sizeRead Block (Dcache load miss refill)Read Block Shared (Icache refill)Read Block Modified (Dcache store miss refill)Change to Dirty (first store to clean block already in cache)Number of clocks CPU is active when HTC is activeNumber of clocks CPU clock is inactive when HTC is activeNumber of clocks when die temperature is higher than the software high temperature thresholdNumber of clocks when high temperature threshold was exceededNumber of correctable and Uncorrectable DRAM ECC errorsMemory controller high priority bypassMemory controller low priority bypassDRAM controller interface bypassAll Memory Controller TurnaroundsWith low op in position 0, 1, or 2Packed SSE and SSE2 instructionsScalar SSE and SSE2 instructionsX87, MMX(TM), 3DNow!(TM), Scalar and Packed SSE and SSE2 instructionsL2 fills (victims from L1 caches, TLB page table walks and data prefetches)DC fill (includes possible replays, whereas event 41h does not)DATA_CACHE_MISSES_BY_LOCKED_INSTRUCTIONSData cache misses by locked instructionsLoad (Prefetch, PrefetchT0/T1/T2)Requests to non-cacheable (UC) memoryRequests to write-combining (WC) memory or WC buffer flushes to WB memoryThe number of locked instructions executedThe number of cycles spent in speculative phaseThe number of cycles spent in non-speculative phase (including cache miss penalty)AMD64 Fam10h Istanbulamd64_fam10h_istanbulAMD64 Fam10h Shanghaiamd64_fam10h_shanghaiAMD64 Fam10h Barcelonaamd64_fam10h_barcelonaRETIRED_SSE_OPERATIONSRetired SSE OperationsRETIRED_MOVE_OPSRetired Move OpsRETIRED_SERIALIZING_OPSRetired Serializing OpsFP_SCHEDULER_CYCLESSMIS_RECEIVEDSMIs ReceivedL1_DTLB_HITL1 DTLB HitINEFFECTIVE_SW_PREFETCHESGLOBAL_TLB_FLUSHESGlobal TLB FlushesMAB_REQUESTSMAB_WAIT_CYCLESOctwords Written to SystemINSTRUCTION_CACHE_VICTIMSInstruction Cache VictimsITLB_RELOADSITLB ReloadsITLB_RELOADS_ABORTEDITLB Reloads AbortedMEMORY_CONTROLLER_SLOT_MISSESThermal StatusMEMORY_CONTROLLER_REQUESTSMemory Controller RequestsHYPERTRANSPORT_LINK3READ_REQUEST_TO_L3_CACHERead Request to L3 CacheL3_CACHE_MISSESL3 Cache MissesL3_EVICTIONSL3 EvictionsPAGE_SIZE_MISMATCHESPage Size MismatchesRETIRED_X87_OPSIBS_OPS_TAGGEDIBS Ops TaggedLFENCE_INST_RETIREDLFENCE Instructions RetiredSFENCE_INST_RETIREDSFENCE Instructions RetiredMFENCE_INST_RETIREDMFENCE Instructions RetiredAdd/subtract opsMultiply opsDivide opsGUEST_LARGERMTRR_MISMATCHMTRR mismatch.HOST_LARGERANY_STATEALL_CORESAll coresREAD_BLOCK_EXCLUSIVEREAD_BLOCK_SHAREDREAD_BLOCK_MODIFYRead Block ModifyCommand DWORD sentData DWORD sentBuffer release DWORD sentNop DW sent (idle)ADDRESS_EXT_DWORD_SENTAddress DWORD sentPER_PACKET_CRC_SENTPer packet CRC sentSUBLINK_MASKSubLink MaskAddress extension DWORD sentREAD_SIZEDRead SizedWRITE_SIZEDWrite SizedVICTIM_BLOCKVictim BlockNODE_GROUP_SELECTLOCAL_TO_0_4From Local node to Node 0/4LOCAL_TO_1_5From Local node to Node 1/5LOCAL_TO_2_6From Local node to Node 2/6LOCAL_TO_3_7From Local node to Node 3/7Read blockRead block sharedRead block modifiedCHANGE_TO_DIRTYChange-to-DirtyLOCAL_TO_4From Local node to Node 4LOCAL_TO_5From Local node to Node 5LOCAL_TO_6From Local node to Node 6LOCAL_TO_7From Local node to Node 7LOCAL_TO_0From Local node to Node 0LOCAL_TO_1From Local node to Node 1LOCAL_TO_2From Local node to Node 2LOCAL_TO_3From Local node to Node 3WRITE_REQUESTSPREFETCH_REQUESTS32_BYTES_WRITES32 Bytes Sized Writes64_BYTES_WRITES64 Bytes Sized Writes32_BYTES_READS32 Bytes Sized Reads64_BYTES_READS64 Byte Sized ReadsREQUEST_HIT_TABLE_WALKDEV_HITDEV hitDEV_MISSDEV missDEV_ERRORDEV errorMULTIPLE_TABLE_WALKUpstream ISOC writesUPSTREAM_NON_ISOC_WRITESUpstream non-ISOC writesIO to IOIO to MemCPU to IOSTC_TRIP_POINTS_CROSSEDCLOCKS_HTC_P_STATE_INACTIVECLOCKS_HTC_P_STATE_ACTIVEDCT0 DCQ bypassDCT1 DCQ bypassDCT0 Read to write turnaroundDCT0 Write to read turnaroundDCT1_DIMMDCT1_READ_TO_WRITE_TURNAROUNDDCT1 Read to write turnaroundDCT1_WRITE_TO_READ_TURNAROUNDDCT1 Write to read turnaroundDCT0_COMMAND_SLOTS_MISSEDDCT0 Command Slots MissedDCT1_COMMAND_SLOTS_MISSEDDCT1 Command Slots MissedDCT0_PAGE_TABLE_OVERFLOWDCT0 Page Table OverflowDCT1_PAGE_TABLE_OVERFLOWDCT1 Page Table OverflowDCT0 Page hitDCT0 Page MissDCT0 Page ConflictDCT1_PAGE_HITDCT1 Page hitDCT1_PAGE_MISSDCT1 Page MissDCT1_PAGE_CONFLICTDCT1 Page Conflict4K_PAGE_FETCHES2M_PAGE_FETCHESHW_PREFETCH_FROM_DCHardware prefetch from DCOctword write transferDATA_ERRORData ErrorBuffer 0Buffer 2Buffer 3Buffer 4Buffer 5Buffer 6Buffer 7BUFFER_8Buffer 8BUFFER_9Buffer 9SW_PREFETCH_HIT_IN_L1SW_PREFETCH_HIT_IN_L2Software prefetch hit in L2.L1_4K_TLB_HITL1 4K TLB hitL1_2M_TLB_HITL1 2M TLB hitL1_1G_TLB_HITL1 1G TLB hitLOAD_PIPE_ERRORLoad pipe errorSTORE_WRITE_PIPE_ERRORStore write pipe error4K_TLB_RELOAD4K TLB reload2M_TLB_RELOAD2M TLB reload1G_TLB_RELOAD1G TLB reloadL2_4K_TLB_HITL2 4K TLB hitL2_2M_TLB_HITL2 2M TLB hitL2_1G_TLB_HITL2 1G TLB hitNOT_BY_PREFETCHNTARefill from the NorthbridgeSTORE_IS_SMALLER_THAN_LOADStore is smaller than load.MISALIGNEDMisaligned.CYCLES_WAITINGBOTTOM_EXECUTE_CYCLESBOTTOM_SERIALIZING_CYCLESSSE_BOTTOM_EXECUTING_UOPSSSE_BOTTOM_SERIALIZING_UOPSX87_BOTTOM_EXECUTING_UOPSX87_BOTTOM_SERIALIZING_UOPSLOW_QW_MOVE_UOPSHIGH_QW_MOVE_UOPSALL_OTHER_MERGING_MOVE_UOPSAll other merging move uopsALL_OTHER_MOVE_UOPSAll other move uopsSINGLE_ADD_SUB_OPSSINGLE_MUL_OPSSingle precision multiply opsSINGLE_DIV_OPSDOUBLE_ADD_SUB_OPSDOUBLE_MUL_OPSDouble precision multiply opsDOUBLE_DIV_OPSOP_TYPEOp type: 0=uops. 1=FLOPSCycles in which the FPU is EmptyNumber of Cycles that a Serializing uop is in the FP SchedulerPipeline Restart Due to Self-Modifying CodePipeline Restart Due to Probe HitCANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONSCancelled Store to Load Forward OperationsData Cache Refills from L2 or NorthbridgeData Cache Refills from the NorthbridgeIneffective Software PrefetchesAverage L1 refill latency for Icache and Dcache misses (request count for cache refills)Average L1 refill latency for Icache and Dcache misses (cycles that requests spent waiting for the refills)Northbridge Read Responses by Coherency StateINSTRUCTION_CACHE_LINES_INVALIDATEDInstruction Cache Lines InvalidatedDRAM Controller Page Table OverflowsMemory Controller DRAM Command Slots MissedCPU_TO_DRAM_REQUESTS_TO_TARGET_NODECPU to DRAM Requests to Target NodeIO_TO_DRAM_REQUESTS_TO_TARGET_NODEIO to DRAM Requests to Target NodeCPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3CPU Read Command Latency to Target Node 0-3CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3CPU Read Command Requests to Target Node 0-3CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7CPU Read Command Latency to Target Node 4-7CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7CPU Read Command Requests to Target Node 4-7CPU_COMMAND_LATENCY_TO_TARGET_NODE_0_3_4_7CPU Command Latency to Target Node 0-3/4-7CPU_REQUESTS_TO_TARGET_NODE_0_3_4_7CPU Requests to Target Node 0-3/4-7HyperTransport Link 3 Transmit BandwidthL3_FILLS_CAUSED_BY_L2_EVICTIONSL3 Fills caused by L2 EvictionsRetired x87 Floating Point OperationsNON_CANCELLED_L3_READ_REQUESTSNon-cancelled L3 Read RequestsGuest page size is larger than the host page size.Host page size is larger than the guest page size.Any line state (shared, owned, exclusive, modified)Read Block Exclusive (Data cache read)Read Block Shared (Instruction cache read)Any read modes (exclusive, shared, modify)Node Group Select. 0=Nodes 0-3. 1= Nodes 4-7.Write requests sent to the DCTRead requests (including prefetch requests) sent to the DCTPrefetch requests sent to the DCTREAD_REQUESTS_WHILE_WRITES_REQUESTSRead requests sent to the DCT while writes requests are pending in the DCTGART aperture hit on access from IOGART/DEV Request hit table walk in progressGART/DEV multiple table walk in progressUpstream display refresh/ISOC readsNon-Posted SzWr Byte (1-32 bytes) Legacy or mapped IO, typically 1-4 bytesNon-Posted SzWr DW (1-16 dwords) Legacy or mapped IO, typically 1 DWORDPosted SzWr Byte (1-32 bytes) Subcache-line DMA writes, size varies; also flushes of partially-filled Write Combining bufferPosted SzWr DW (1-16 dwords) Block-oriented DMA writes, often cache-line sized; also processor Write Combining buffer flushesSzRd Byte (4 bytes) Legacy or mapped IOSzRd DW (1-16 dwords) Block-oriented DMA reads, typically cache-line sizeChange-to-Dirty (first store to clean block already in cache)Number of times the HTC trip point is crossedNumber of clocks when STC trip point activeNumber of times the STC trip point is crossedNumber of clocks HTC P-state is inactive.Number of clocks HTC P-state is activeMemory controller medium priority bypassDCT0 DIMM (chip select) turnaroundDCT1 DIMM (chip select) turnaroundSSE instructions (SSE, SSE2, SSE3, and SSE4A)INVALIDATING_PROBE_NO_IN_FLIGHTInvalidating probe that did not hit any in-flight instructions.INVALIDATING_PROBE_ONE_OR_MORE_IN_FLIGHTInvalidating probe that hit one or more in-flight instructions.Instruction fetches to a 4K page.Instruction fetches to a 2M page.DC fill (includes possible replays, whereas EventSelect 041h does not)Software prefetch hit in the L1.Cache line evicted was brought into the cache with by a PrefetchNTA instruction.Cache line evicted was not brought into the cache with by a PrefetchNTA instruction.Address mismatches (starting byte not the same).The number of cycles waiting for a cache hit (cache miss penalty).Number of cycles a bottom-execute uop is in the FP schedulerNumber of cycles a bottom-serializing uop is in the FP schedulerSSE bottom-executing uops retiredSSE bottom-serializing uops retiredX87 bottom-executing uops retiredX87 bottom-serializing uops retiredMerging low quadword move uopsMerging high quadword move uopsSingle precision add/subtract opsSingle precision divide/square root opsDouble precision add/subtract opsDouble precision divide/square root opsAdd pipe ops excluding load ops and SSE move opsMultiply pipe ops excluding load ops and SSE move opsStore pipe ops excluding load ops and SSE move opsAdd pipe load ops and SSE move opsMultiply pipe load ops and SSE move opsStore pipe load ops and SSE move opsAMD64 Fam11h Turionamd64_fam11h_turionDRAM_ACCESSESMEMORY_CONTROLLER_RBD_QUEUETHERMAL_STATUSDEVDEV EventsSIDEBAND_SIGNALSINTERRUPT_EVENTSInterrupt EventsADDRESS_DWORD_SENTUPSTREAM_ISOC_WRITESUpstream ISOC writes.Upstream non-ISOC writes.MEMHOT_L_ASSERTIONSHTC_TRANSITIONSPROCHOT_L_ASSERTIONSCOUNTER_REACHEDDCT0_READ_TO_WRITEDCT0_WRITE_TO_READDCT0 write-to-read turnaroundDCT0_DIMMDCT1_READ_TO_WRITEDCT1_WRITE_TO_READDCT1 write-to-read turnaroundDCT_PAGE_TABLE_OVERFLOWDCT Page Table OverflowSTALE_TABLE_ENTRY_HITSDCT0_PAGE_HITDCT0_PAGE_MISSDCT0_PAGE_CONFLICTWRITE_REQUESTWrite request.READ_REQUESTRead request.STOPGRANTSHUTDOWNFIXED_AND_LPAFixed and LPASMINMIINITSTARTUPEOIData Cache Refills from the SystemNumber of data cache accesses that miss in L1 DTLB and hit in L2 DTLBNumber of data cache accesses that miss both the L1 and L2 DTLBsDRAM_CONTROLLER_PAGE_TABLE_EVENTSDRAM Controller Page Table EventsMemory Controller RBD Queue EventsSideband Signals and Special CyclesUpstream display refresh/ISOC reads.Upstream non-display refresh reads.Number of clocks MEMHOT_L is asserted.Number of times the HTC transitions from inactive to active.PROCHOT_L asserted by an external source and the assertion causes a P-state change.F2x[1,0]94[DcqBypassMax] counter reached.DCT0 read-to-write turnaround.DCT1 read-to-write turnaround.Number of stale table entry hits. (hit on a page closed too soon).PAGE_TABLE_IDLE_CYCLE_LIMIT_INCREMENTEDPage table idle cycle limit incremented.PAGE_TABLE_IDLE_CYCLE_LIMIT_DECREMENTEDPage table idle cycle limit decremented.AMD64 Fam12h Llanoamd64_fam12h_llanoNORTHBRIDGE_READ_RESPONSESOCTWORDS_WRITTEN_TO_SYSTEMMEMORY_CONTROLLER_0_PAGEMEMORY_CONTROLLER_1_PAGEUPSTREAM_HIGH_PRIORITY_READSUpstream high priority reads.UPSTREAM_LOW_PRIORITY_READSUpstream low priority reads.UPSTREAM_LOW_PRIORITY_WRITESUpstream low priority writes.MEMHOT_L assertions.BANK_CLOSEDDCT0_RBDDCT0 RBD.DCT1_RBDDCT1 RBD.DCT0_PREFETCHDCT0 Prefetch.DCT1_PREFETCHDCT1 Prefetch.PAGE_TABLE_CLOSED_INACTIVITYDCT0_HITDCT0_MISSDCT0_CONFLICTSSE and SSE2 instructionsSMC_NO_INFLIGHTSMC_INFLIGHTOCTWORD_WRITE_TRANSFERCACHE_DISABLEDDRAM Controller 0 Page Table EventsDRAM Controller 1 Page Table EventsD18F2x[1,0]94[DcqBypassMax] counter reached.Bank is closed due to bank conflict with an outstanding request in the RBD queue.Page table is closed due to row inactivity.SMC that did not hit any in-flight instructions.SMC that hit one or more in-flight instructions.Requests to cache-disabled (CD) memoryAMD64 Fam14h Bobcatamd64_fam14h_bobcatRETIRED_X87_FPU_OPSRSQ_FULLDATA_CACHE_REFILLS_FROM_NBDCACHE_SW_PREFETCHESMEMORY_CONTROLLER_PAGE_TABLEDEV_EVENTSInterrupt eventsPDC_MISSPDC missHOST_PDE_LEVELHost PDE levelHOST_PDPE_LEVELHost PDPE levelHOST_PML4E_LEVELHost PML4E levelGUEST_PDE_LEVELGuest PDE levelGUEST_PDPE_LEVELGuest PDPE levelGUEST_PML4E_LEVELGuest PML4E levelStopgrantShutdownWbinvdInvdUPSTREAM_HIGH_PRIO_READSUpstream high priority readsUPSTREAM_LOW_PRIO_READSUpstream low priority readsUPSTREAM_LOW_PRIO_WRITESMEMHOT_LMEMHOT_L assertionsHTC_TRANSITIONPROCHOT_LDCQ_BYPASS_MAXDCT0 RBDDCT0 prefetchDCT0_PAGE_TABLE_STALE_HITDCT0_PAGE_TABLE_IDLE_INCDCT0_PAGE_TABLE_IDLE_DECDCT0_PAGE_TABLE_CLOSEDWrite requestX87 or MMX instructionsINVALIDATING_LS_PROBEINVALIDATING_BU_PROBEIC_ATTR_WRITES_L2_ACCESSIC_ATTR_WRITES_L2_WRITESDIRTY_SUCCESSChange-to-dirty successUncacheableDC_BUFFER_0Data cache buffer 0DC_BUFFER_1Data cache buffer 1DC_BUFFER_2Data cache buffer 2DC_BUFFER_3Data cache buffer 3DC_BUFFER_4Data cache buffer 4DC_BUFFER_5Data cache buffer 5DC_BUFFER_6Data cache buffer 6DC_BUFFER_7Data cache buffer 7IC_BUFFER_0Instruction cache Buffer 1IC_BUFFER_1Instructions cache buffer 1ANY_IC_BUFFERAny instruction cache bufferANY_DC_BUFFERAny data cache bufferNO_MABSW prefetch hits L2STORES_L1TLB_MISSStores that miss L1TLBLOADS_L1TLB_MISSLoads that miss L1TLBSTORES_L2TLB_MISSStores that miss L2TLBLOADS_L2TLB_MISSLoads that miss L2TLBEviction from probeShared evictionExclusive evictionOwned evictionModified evictionUncacheable dataFrom non-cacheable dataFrom shared linesFrom exclusive linesFrom owned linesFrom modified linesUNLOCK_LINEMULT_OPSDIV_FSQRT_OPSDivide and fqsrt opsPipe 0 (fadd, imul, mmx) opsPipe 1 (fmul, store, mmx) opsPipe 1 and Pipe 0 opsNumber of uops dispatched to FPU execution pipelinesNumber of x87 floating points ops that have retiredNumber of cycles that the RSQ holds retired stores. This buffer holds the stores waiting to retired as well as requests that missed the data cache and waiting on a refillNumber of data cache accesses that miss in the L1 DTLB and hit the L2 DTLB. This is a speculative eventNumber of software prefetches that do not cause an actual data cache refillNumber of L1 I-cache and D-cache misses per buffer. Average latency by combining with MAB_WAIT_CYCLES.Latency of L1 I-cache and D-cache misses per buffer. Average latency by combining with MAB_REQUESTS.RETIRED_FLOATING_POINT_INSTRUCTIONSRetired SSE/MMX/FP InstructionsNumber of page table events in the local DRAM controllerMEMORY_CONTROLLER_RBD_QUEUE_EVENTSSIDEBAND_SIGNALS_SPECIAL_SIGNALSSideband signals and special cyclesNumber of times HTC transitions from inactive to activePROCHOT_L asserted by an external source and the assertion causes a P-state changeDCQ_BYPASS_MAX counter reachedBank is closed due to bank conflict with an outstanding request in the RBD queueDCT0 number of stale table entry hits (hit on a page closed too soon)DCT0 page table idle cycle limit incrementedDCT0 page table idle cycle limit decrementedDCT0 page table is closed due to row inactivitySSE (SSE, SSE2, SSE3, MNI) instructionsIC invalidate due to an LS probeIC invalidate due to a BU probeIc attribute writes which access the L2Ic attribute writes which store into the L2SW prefetch hit in the data cacheSW prefetch hit a pending fillSW prefetch does not get a MABNumber of locked instructions executedNumber of cycles to acquire bus lockNumber of cycles to unlock line (not including cache miss)AMD64 Fam15h NorthBridgeamd64_fam15h_nbamd_nbAMD64 Fam15h Interlagosamd64_fam15h_interlagosCACHE_BLOCK_COMMANDSGART_EVENTSCPU_REQUESTS_TO_TARGET_NODECPU Requests to Target NodeREQUEST_CACHE_STATUS_0Request Cache Status 0REQUEST_CACHE_STATUS_1Request Cache Status 1NON_CANCELED_L3_READ_REQUESTSNon-canceled L3 Read RequestsL3_LATENCYL3 LatencyL3_REQUEST_CYCLEL3 Request cycle count.L3_REQUESTL3 request count.Measure on Core0Measure on Core1Measure on Core2Measure on Core3CORE_4Measure on Core4CORE_5Measure on Core5CORE_6Measure on Core6CORE_7Measure on Core7ANY_COREMeasure on any coreCount prefetches onlyREAD_BLOCK_ANYCount any read requestWRITE_REQUESTS_TO_DCTREAD_REQUESTS_TO_DCTPREFETCH_REQUESTS_TO_DCT32_BYTES_SIZED_WRITES64_BYTES_SIZED_WRITES32_BYTES_SIZED_READS64_BYTE_SIZED_READSPROBE_HIT_SProbe Hit SPROBE_HIT_EProbe Hit EPROBE_HIT_MUW_OR_OProbe Hit MuW or OPROBE_HIT_MProbe Hit MProbe MissDIRECTED_PROBEDirected ProbeTRACK_CACHE_STAT_FOR_RDBLKMTrack Cache Stat for RdBlkMTRACK_CACHE_STAT_FOR_RDBLKTrack Cache Stat for RdBlkTRACK_CACHE_STAT_FOR_RDBLKSTrack Cache Stat for RdBlkSREAD_SIZED_LOCAL_TO_NODE_0WRITE_SIZED_LOCAL_TO_NODE_0VICTIM_BLOCK_LOCAL_TO_NODE_0READ_SIZED_LOCAL_TO_NODE_1WRITE_SIZED_LOCAL_TO_NODE_1VICTIM_BLOCK_LOCAL_TO_NODE_1READ_SIZED_LOCAL_TO_NODE_2WRITE_SIZED_LOCAL_TO_NODE_2VICTIM_BLOCK_LOCAL_TO_NODE_2READ_SIZED_LOCAL_TO_NODE_3WRITE_SIZED_LOCAL_TO_NODE_3VICTIM_BLOCK_LOCAL_TO_NODE_3READ_SIZED_LOCAL_TO_NODE_4WRITE_SIZED_LOCAL_TO_NODE_4VICTIM_BLOCK_LOCAL_TO_NODE_4READ_SIZED_LOCAL_TO_NODE_5WRITE_SIZED_LOCAL_TO_NODE_5VICTIM_BLOCK_LOCAL_TO_NODE_5READ_SIZED_LOCAL_TO_NODE_6WRITE_SIZED_LOCAL_TO_NODE_6VICTIM_BLOCK_LOCAL_TO_NODE_6READ_SIZED_LOCAL_TO_NODE_7WRITE_SIZED_LOCAL_TO_NODE_7VICTIM_BLOCK_LOCAL_TO_NODE_7ALL_LOCAL_TO_NODE_0_3ALL_LOCAL_TO_NODE_4_7READ_BLOCK_LOCAL_TO_NODE_4READ_BLOCK_LOCAL_TO_NODE_5READ_BLOCK_LOCAL_TO_NODE_6READ_BLOCK_LOCAL_TO_NODE_7READ_BLOCK_LOCAL_TO_NODE_0READ_BLOCK_LOCAL_TO_NODE_1READ_BLOCK_LOCAL_TO_NODE_2READ_BLOCK_LOCAL_TO_NODE_3COMMAND_DW_SENTCommand DW sentDATA_DW_SENTData DW sentBUFFER_RELEASE_DW_SENTBuffer release DW sentNOP_DW_SENTNOP DW sent (idle)ADDRESS_DW_SENTSUBLINK_1SUBLINK_0GART_MISSPROBE_HIT_CLEANUPSTREAM_NON-ISOC_WRITESNON-POSTED_SZWR_BYTENON-POSTED_SZWR_DWSZRD_BYTESZRD_DWREMOTE_IO_TO_LOCAL_IORemote IO to Local IOREMOTE_CPU_TO_LOCAL_IORemote CPU to Local IOLOCAL_IO_TO_REMOTE_IOLocal IO to Remote IOLOCAL_IO_TO_REMOTE_MEMLocal IO to Remote MemLOCAL_CPU_TO_REMOTE_IOLocal CPU to Remote IOLOCAL_CPU_TO_REMOTE_MEMLocal CPU to Remote MemLOCAL_IO_TO_LOCAL_IOLocal IO to Local IOLOCAL_IO_TO_LOCAL_MEMLocal IO to Local MemLOCAL_CPU_TO_LOCAL_IOLocal CPU to Local IOLOCAL_CPU_TO_LOCAL_MEMLocal CPU to Local MemNUM_HTC_TRIP_POINT_CROSSEDNUM_CLOCKS_HTC_PSTATE_ACTIVEDCT0_DCQ_BYPASSDCT1_DCQ_BYPASSDCT0_DIMM_TURNAROUNDDCT0_READ_WRITE_TURNAROUNDDCT0_WRITE_READ_TURNAROUNDDCT1_DIMM_TURNAROUNDDCT1_READ_WRITE_TURNAROUNDDCT1_WRITE_READ_TURNAROUNDDISPATCHED_FPU_OPSFPU Pipe AssignmentCYCLES_FPU_EMPTYFP Scheduler EmptyRETIRED_SSE_OPSRetired SSE/BNI OpsMOVE_SCALAR_OPTIMIZATIONBOTTOM_EXECUTE_OPLOAD_Q_STORE_Q_FULLLoad Queue/Store Queue FullCANCELLED_STORE_TO_LOADUNIFIED_TLB_HITUnified TLB HitUNIFIED_TLB_MISSUnified TLB MissDATA_PREFETCHERMAB_REQSMAB RequestsMAB_WAITMAB Wait CyclesOCTWORD_WRITE_TRANSFERSL2_CACHE_FILL_WRITEBACKPAGE_SPLINTERINGPage SplinteringL1 ITLB Miss, L2 ITLB HitL1 ITLB Miss, L2 ITLB MissINSTRUCTION_CACHE_INVALIDATEDRETIRED_MMX_FP_INSTRUCTIONSDISPATCH_STALL_FOR_LDQ_FULLDispatch Stall for LDQ FullDR0_BREAKPOINTSDR0 Breakpoint MatchDR1_BREAKPOINTSDR1 Breakpoint MatchDR2_BREAKPOINTSDR2 Breakpoint MatchDR3_BREAKPOINTSDR3 Breakpoint MatchTagged IBS OpsLS_DISPATCHLS DispatchEXECUTED_CLFLUSH_INSTRUCTIONSExecuted CLFLUSH InstructionsL2_PREFETCHER_TRIGGER_EVENTSL2 Prefetcher Trigger EventsDISPATCH_STALL_FOR_STQ_FULLDispatch Stall for STQ FullLOAD_OP_STORESLoad-op-StoresNumber of ops tagged by IBSIGNOREDTOTAL_FAULTSTotal microfaultsTOTAL_TRAPSTotal microtrapsINT2EXT_FAULTSInt2Ext faultsEXT2INT_FAULTSExt2Int faultsBYPASS_FAULTSBypass faultsMMX(tm) instructionsNON_SMC_PROBE_MISSNON_SMC_PROBE_HIT1G_PAGE_FETCHESL2 fills from systemL2_WRITEBACKS_CLEANL2 Clean Writebacks to systemL2 Cache Prefetcher requestNB probe requestCanceled requestL2 cache prefetcher requestOW write transferMODIFIED_UNWRITTENModified unwrittenBUFFER_BIT_0Buffer entry index bit 0BUFFER_BIT_1Buffer entry index bit 1BUFFER_BIT_2Buffer entry index bit 2BUFFER_BIT_3Buffer entry index bit 3BUFFER_BIT_4Buffer entry index bit 4BUFFER_BIT_5Buffer entry index bit 5BUFFER_BIT_6Buffer entry index bit 6BUFFER_BIT_7Buffer entry index bit 74K_DATA2M_DATA1GB_DATA4K_INST2M_INST1G_INST4 KB unified TLB hit for data2 MB unified TLB hit for data1G_DATA1 GB unified TLB hit for dataPOISONFill with poison dataREAD_ERRORFill with read data errorDC_MISS_STREAMING_STORESIZE_ADDRESS_MISMATCHESLOAD_QUEUESTORE_QUEUESSE_RETIREDSSE_MISPREDICTEDX87_RETIREDX87_MISPREDICTEDSSE_MOVE_OPSNumber of SSE Move OpsSSE_MOVE_OPS_ELIMOPT_CANDSCALAR_OPS_OPTIMIZEDSINGLE_MUL_ADD_OPSDOUBLE_MUL_ADD_OPSOPS_PIPE0OPS_PIPE1OPS_PIPE2OPS_PIPE3OPS_DUAL_PIPE0OPS_DUAL_PIPE1OPS_DUAL_PIPE2OPS_DUAL_PIPE3DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWSMEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSEDMEMORY_CONTROLLER_BYPASS_COUNTER_SATURATIONPROBE_RESPONSES_AND_UPSTREAM_REQUESTSLINK_TRANSMIT_BANDWIDTH_LINK_0Link Transmit Bandwidth Link 0LINK_TRANSMIT_BANDWIDTH_LINK_1Link Transmit Bandwidth Link 1LINK_TRANSMIT_BANDWIDTH_LINK_2Link Transmit Bandwidth Link 2LINK_TRANSMIT_BANDWIDTH_LINK_3Link Transmit Bandwidth Link 3CPU_COMMAND_LATENCY_TO_TARGET_NODECPU Command Latency to Target NodeREAD_REQUESTS_TO_DCT_WHILE_WRITES_PENDINGTRACK_CACHE_STAT_FOR_CHGTODIRTYTrack Cache Stat for ChgToDirtyRead Sized From Local node to Node 0Write Sized From Local node to Node 0Victim Block From Local node to Node 0Read Sized From Local node to Node 1Write Sized From Local node to Node 1Victim Block From Local node to Node 1Read Sized From Local node to Node 2Write Sized From Local node to Node 2Victim Block From Local node to Node 2Read Sized From Local node to Node 3Write Sized From Local node to Node 3Victim Block From Local node to Node 3Read Sized From Local node to Node 4Write Sized From Local node to Node 4Victim Block From Local node to Node 4Read Sized From Local node to Node 5Write Sized From Local node to Node 5Victim Block From Local node to Node 5Read Sized From Local node to Node 6Write Sized From Local node to Node 6Victim Block From Local node to Node 6Read Sized From Local node to Node 7Write Sized From Local node to Node 7Victim Block From Local node to Node 7All From Local node to Node 0-3All From Local node to Node 4-7Read block From Local node to Node 4READ_BLOCK_SHARED_LOCAL_TO_NODE_4Read block shared From Local node to Node 4READ_BLOCK_MODIFIED_LOCAL_TO_NODE_4Read block modified From Local node to Node 4CHANGE_TO_DIRTY_LOCAL_TO_NODE_4Change-to-Dirty From Local node to Node 4Read block From Local node to Node 5READ_BLOCK_SHARED_LOCAL_TO_NODE_5Read block shared From Local node to Node 5READ_BLOCK_MODIFIED_LOCAL_TO_NODE_5Read block modified From Local node to Node 5CHANGE_TO_DIRTY_LOCAL_TO_NODE_5Change-to-Dirty From Local node to Node 5Read block From Local node to Node 6READ_BLOCK_SHARED_LOCAL_TO_NODE_6Read block shared From Local node to Node 6READ_BLOCK_MODIFIED_LOCAL_TO_NODE_6Read block modified From Local node to Node 6CHANGE_TO_DIRTY_LOCAL_TO_NODE_6Change-to-Dirty From Local node to Node 6Read block From Local node to Node 7READ_BLOCK_SHARED_LOCAL_TO_NODE_7Read block shared From Local node to Node 7READ_BLOCK_MODIFIED_LOCAL_TO_NODE_7Read block modified From Local node to Node 7CHANGE_TO_DIRTY_LOCAL_TO_NODE_7Change-to-Dirty From Local node to Node 7Read block From Local node to Node 0READ_BLOCK_SHARED_LOCAL_TO_NODE_0Read block shared From Local node to Node 0READ_BLOCK_MODIFIED_LOCAL_TO_NODE_0Read block modified From Local node to Node 0CHANGE_TO_DIRTY_LOCAL_TO_NODE_0Change-to-Dirty From Local node to Node 0Read block From Local node to Node 1READ_BLOCK_SHARED_LOCAL_TO_NODE_1Read block shared From Local node to Node 1READ_BLOCK_MODIFIED_LOCAL_TO_NODE_1Read block modified From Local node to Node 1CHANGE_TO_DIRTY_LOCAL_TO_NODE_1Change-to-Dirty From Local node to Node 1Read block From Local node to Node 2READ_BLOCK_SHARED_LOCAL_TO_NODE_2Read block shared From Local node to Node 2READ_BLOCK_MODIFIED_LOCAL_TO_NODE_2Read block modified From Local node to Node 2CHANGE_TO_DIRTY_LOCAL_TO_NODE_2Change-to-Dirty From Local node to Node 2Read block From Local node to Node 3READ_BLOCK_SHARED_LOCAL_TO_NODE_3Read block shared From Local node to Node 3READ_BLOCK_MODIFIED_LOCAL_TO_NODE_3Read block modified From Local node to Node 3CHANGE_TO_DIRTY_LOCAL_TO_NODE_3Change-to-Dirty From Local node to Node 3Address (including extensions) DW sentWhen links are unganged, enable this umask to select sublink 1When links are unganged, enable this umask to select sublink 0 (default when links ganged)GART_APERTURE_HIT_ON_ACCESS_FROM_CPUGART_APERTURE_HIT_ON_ACCESS_FROM_IOGART_REQUEST_HIT_TABLE_WALK_IN_PROGRESSGART Request hit table walk in progressGART_MULTIPLE_TABLE_WALK_IN_PROGRESSGART multiple table walk in progressPROBE_HIT_DIRTY_WITHOUT_MEMORY_CANCELPROBE_HIT_DIRTY_WITH_MEMORY_CANCELUPSTREAM_DISPLAY_REFRESH_ISOC_READSUPSTREAM_NON-DISPLAY_REFRESH_READSNon-Posted SzWr Byte (1-32 bytes). Typical Usage: Legacy or mapped IO, typically 1-4 bytes.Non-Posted SzWr DW (1-16 dwords). Typical Usage: Legacy or mapped IO, typically 1Posted SzWr Byte (1-32 bytes). Typical Usage: Subcache-line DMA writes, size varies; alsoPosted SzWr DW (1-16 dwords). Typical Usage: Block-oriented DMA writes, often cache-lineSzRd Byte (4 bytes). Typical Usage: Legacy or mapped IO.SzRd DW (1-16 dwords). Typical Usage: Block-oriented DMA reads, typically cache-line size.NUM_CLOCKS_HTC_PSTATE_INACTIVENumber of clocks HTC P-state is inactiveMEMORY_CONTROLLER_HIGH_PRIORITY_BYPASSMEMORY_CONTROLLER_MEDIUM_PRIORITY_BYPASSDCT0 Command Slots Missed (in MemClks)DCT1 Command Slots Missed (in MemClks)Number of Move Elimination and Scalar Op OptimizationNumber of Cycles that a Bottom-Execute uop is in the FP SchedulerCanceled Store to Load Forward OperationsDATA_CACHE_REFILLS_FROM_L2_OR_NORTHBRIDGEDATA_CACHE_REFILLS_FROM_NORTHBRIDGEResponse From System on Cache RefillsMicrosequencer Stall due to SerializationDISPATCH_STALL_FOR_RETIRE_QUEUE_FULLDispatch Stall for Instruction Retire Q FullDISPATCH_STALL_FOR_INT_SCHED_QUEUE_FULLDispatch Stall for Integer Scheduler Queue FullDispatch Stall for FP Scheduler Queue FullMICROSEQ_STALL_WAITING_FOR_ALL_QUIETMicrosequencer Stall Waiting for All QuietLOAD_L1_MISS_SEEN_BY_PREFETCHERLoad L1 miss seen by prefetcherSTORE_L1_MISS_SEEN_BY_PREFETCHERStore L1 miss seen by prefetcherNumber of ops tagged by IBS that retiredNumber of times an op could not be tagged by IBS because of a previous tagged op that has not retiredSSE instructions (SSE,SSE2,SSE3,SSSE3,SSE4A,SSE4.1,SSE4.2,AVX,XOP,FMA4)Non-SMC invalidating probe that missed on in-flight instructionsNon-SMC invalidating probe that hit on in-flight instructionsSMC invalidating probe that missed on in-flight instructionsSMC invalidating probe that hit on in-flight instructionsInstruction fetches to a 4 KB pageInstruction fetches to a 2 MB pageInstruction fetches to a 1 GB pageGuest page size is larger than host page size when nested paging is enabledSplintering due to MTRRs, IORRs, APIC, TOMs or other special address regionHost page size is larger than the guest page sizeL2 Writebacks to system (Clean and Dirty)DC fill (includes possible replays, whereas PMCx041 does not)Modified (D18F0x68[ATMModeEn]==0), Modified written (D18F0x68[ATMModeEn]==1)Requests to non-cacheable (WC, but not WC+/SS) memoryRequests to non-cacheable (WC+/SS, but not WC) memorySoftware prefetch hit in the L1Software prefetch hit in the L24 KB unified TLB miss for data2 MB unified TLB miss for data1 GB unified TLB miss for data4 KB unified TLB miss for instruction2 MB unified TLB miss for instruction1 GB unified TLB miss for instruction4 KB unified TLB hit for instruction2 MB unified TLB hit for instruction1 GB unified TLB hit for instructionFill with good data. (Final valid status is valid)Early valid status turned out to be invalidFirst data cache miss or streaming store to a 64B cache lineFirst streaming store to a 64B cache lineStore is smaller than load or different starting byte but partial overlapNumber of cycles spent in non-speculative phase, excluding cache miss penaltyNumber of cycles spent in non-speculative phase, including the cache miss penaltyThe number of cycles that the load buffer is fullThe number of cycles that the store buffer is fullSSE control word mispredict traps due to mispredictionsX87 control word mispredict traps due to mispredictionsNumber of SSE Move Ops eliminatedNumber of Ops that are candidates for optimization (Z-bit set or pass)Number of Scalar ops optimizedSingle-precision add/subtract FLOPSSingle-precision multiply FLOPSSingle-precision divide/square root FLOPSSingle precision multiply-add FLOPS. Multiply-add counts as 2 FLOPSDouble precision add/subtract FLOPSDouble precision multiply FLOPSDouble precision divide/square root FLOPSDouble precision multiply-add FLOPS. Multiply-add counts as 2 FLOPSTotal number uops assigned to Pipe 0Total number uops assigned to Pipe 1Total number uops assigned to Pipe 2Total number uops assigned to Pipe 3Total number dual-pipe uops assigned to Pipe 0Total number dual-pipe uops assigned to Pipe 1Total number dual-pipe uops assigned to Pipe 2Total number dual-pipe uops assigned to Pipe 3AMD64 Fam17h Zen2amd64_fam17h_zen2AMD64 Fam17h Zen1amd64_fam17h_zen1amd64_fam17hL1_ITLB_MISS_L2_ITLB_HITL1_ITLB_MISS_L2_ITLB_MISSRETIRED_SSE_AVX_FLOPSDIV_CYCLES_BUSY_COUNTDIV_OP_COUNTNumber of divide uops.RETIRED_FUSED_INSTRUCTIONSInstructions Retired.TAGGED_IBS_OPSL2_PREFETCH_HIT_L2L2_PREFETCH_HIT_L3L2_PREFETCH_MISS_L3REQUESTS_TO_L2_GROUP1REQUESTS_TO_L2_GROUP2BAD_STATUS_2INEFFECTIVE_SOFTWARE_PREFETCHL1_DTLB_MISSL1 Data TLB misses.RETIRED_LOCK_INSTRUCTIONSSMI_RECEIVEDINTERRUPT_TAKENMAB_ALLOCATION_BY_PIPEMISALIGNED_LOADSMisaligned loads retiredNumber of TLB flushesSTORE_TO_LOAD_FORWARDSTORE_COMMIT_CANCELS_2L1_BTB_CORRECTIONL2_BTB_CORRECTIONDYNAMIC_INDIRECT_PREDICTIONSDECODER_OVERRIDE_BRANCH_PREDUOPS_QUEUE_EMPTYUOPS_DISPATCHED_FROM_DECODERFP_DISPATCH_FAULTSX87_FILL_FAULTx87 fill faultsXMM_FILL_FAULTXMM fill faultsYMM_FILL_FAULTYMM fill faultsYMM_SPILL_FAULTYMM spill faultsAny FP dispatch faultsAddition/subtraction FLOPSMultiplication FLOPSDivision FLOPS.X87_CTRL_RETX87_BOT_RETSSE_CTRL_RETSSE_BOT_RETALU_TOKEN_STALLINT_PHY_REG_FILE_RSRC_STALLLOAD_QUEUE_RSRC_STALLSTORE_QUEUE_RSRC_STALLINT_SCHEDULER_MISC_RSRC_STALLFP_REG_FILE_RSRC_STALLFP_SCHEDULER_FILE_RSRC_STALLFP_MISC_FILE_RSRC_STALLOPCACHE_DISPATCHEDPREFETCH_T0_T1_T2Any prefetchTLB_PIPE_EARLYhw_pfTLB_PIPE_LATEST_PIPEDATA_PIPETLB_RELOAD_1G_L2_MISSTLB_RELOAD_2M_L2_MISSTLB_RELOAD_4K_L2_MISSTLB_RELOAD_1G_L2_HITTLB_RELOAD_2M_L2_HITTLB_RELOAD_COALESCED_PAGE_HITTLB_RELOAD_4K_L2_HITWCB_FULLMABRESP_LCL_L2Fill from local L2.LS_MABRESP_LCL_CACHELS_MABRESP_LCL_DRAMLS_MABRESP_RMT_CACHELS_MABRESP_RMT_DRAMMAB_MCH_CNTDATA_PIPE_SW_PF_DC_HITLD_ST_DISPATCHSTORE_DISPATCHLD_DISPATCHLoad uops dispatched.ANY TLB flush.CACHEABLE_LOCKSNumber of bus locksSTLI_OTHERLS_RD_SIZEDLS_RD_SIZED_N_CIC_RD_SIZEDIC_RD_SIZED_N_CSMC_INVALBUS_LOCKS_ORIGINATORNumber of bus locks.BUS_LOCKS_RESPONSESNumber of bus lock responses.RD_BLK_LNumber of data cache storesLS_RD_BLK_C_SCACHEABLE_IC_READCHANGE_TO_XPREFETCH_L2L2_HW_PFAny L2 prefetch requestsLS_RD_BLK_L_HIT_XLS_RD_BLK_L_HIT_SLS_RD_BLK_XLS_RD_BLK_CIC_FILL_HIT_XIC_FILL_HIT_SIC_FILL_MISSIBS_COUNT_ROLLOVERIBS_TAGGED_OPS_RETIBS_TAGGED_OPSNumber of uops tagged by IBS.SSE_INSTRMMX_INSTRNumber of MMX instructions.X87_INSTRNumber of X87 instructions.IF1GIF2MIF4KRETIRED_SSE_AVX_OPERATIONSFP_SCHEDULER_EMPTYFPU_PIPE_ASSIGNMENTINSTRUCTION_PIPE_STALLL2_LATENCYLS_TO_L2_WBC_REQUESTSTABLEWALKER_ALLOCATIONDECODER_OVERRIDES_PREDICTIONLS_MABRESP_LCL_RMT_CACHELS_MABRESP_LCL_RMT_DRAMRETIRE_TOKEN_STALLRetire tokens unavailableAGSQ_TOKEN_STALLAGSQ tokens unavailableALU tokens unavailableALSQ3_0_TOKEN_STALLALSQ3_TOKEN_STALLALSQ3 tokens unavailableALSQ2_TOKEN_STALLALSQ2 tokens unavailableALSQ1_TOKEN_STALLALSQ1 tokens unavailableOC_IC_MODE_SWITCHIC_OC_MODE_SWITCHALLOC_ISIDE1ALLOC_ISIDE0ALLOC_DSIDE1ALLOC_DSIDE0PREFETCH_NTANon-temporal prefetches.STORE_PREFETCH_WLOAD_PREFETCH_WSPEC_LOCK_MAP_COMMITNON_SPEC_LOCKLoad/Store uops dispatched.WCB_WRITEWCB_CLOSECACHE_LINE_FLUSHI_LINE_FLUSHZERO_BYTE_STORELOCAL_IC_CLRC_L_ZEROOTHER_REQUESTSL2_CYCLES_WAITING_ON_FILLSL2_FILL_BUSYLoad/Store ReadBlock C/S hitIcache fill hit eXclusive.Icache fill hit Shared.Icache fill miss.IC_STALL_ANYIC_STALL_DQ_EMPTYIC_STALL_BACK_PRESSUREL2_INVALIDATING_PROBEFILL_INVALIDATEDDUAL3DUAL2DUAL1DUAL0TOTAL3TOTAL2TOTAL1TOTAL0DIV_SQR_R_OPSDivide and square root opsMultiple opsDP_MULT_ADD_FLOPSDP_DIV_FLOPSDP_MULT_FLOPSDP_ADD_SUB_FLOPSSP_MULT_ADD_FLOPSSP_DIV_FLOPSSP_MULT_FLOPSSP_ADD_SUB_FLOPSOPT_POTENTIALSSE_MOV_OPS_ELIMSSE_MOV_OPSNumber of SSE move ops.AMD64 Fam17h Zen1 (deprecated - use amd_fam17h_zen1 instead)Number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.Number of instruction fetches that miss in both the L1 and L2 TLBs.This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 and therefore requires the MergeEvent. On Linux, the kernel handles this case without the need to pass the merge event.Number of cycles when the divider is busy.Number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts.Number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction.RETIRED_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTEDNumber of indirect branches retired there were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted condition branch instruction. Only EX mispredicts are counted.RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTEDNumber of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts).Number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts.Number of retired taken branch instructions that were mispredicted.RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONSNumber of retired conditional branch instructions.Number of uops retired. This includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 8.Number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3.Number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions, it is not suitable for measuring MFLOPS.Number of near return instructions (RET or RETI) retired.Number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.RETIRED_BRANCH_MISPREDICTED_DIRECTION_MISMATCHNumber of retired conditional branch instructions that were not correctly predicted because of branch direction mismatchNumber of 64-byte instruction cachelines that was fulfilled by the L2 cache.Number of 64-byte instruction cachelines fulfilled from system memory or another cache.CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUSL2 cache request outcomes. This event does not count accesses to the L2 cache by the L2 prefetcher.Number of L2 prefetcher hits in the L2Number of L2 prefetcher hits in the L3Number of L2 prefetcher misses in the L3Multi-events in that LS and IF requests can be received simultaneous.Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.Number of software prefetches that did not fetch data outside of the processor core.SOFTWARE_PREFETCH_DATA_CACHE_FILLSNumber of software prefetches fills by data sourceHARDWARE_PREFETCH_DATA_CACHE_FILLSNumber of hardware prefetches fills by data sourceCounts the number of retired locked instructionsCounts the number of retired non-speculative clflush instructionsCounts the number of retired cpuid instructionsCounts the number system management interrupts (SMI) receivedCounts the number of interrupts takenNumber of core cycles not in halted stateSoftware Prefetch Instructions Dispatched. This is a speculative eventNumber of STore Lad Forward hits.Number of store commit cancellationsNumber of L1 branch prediction overrides of existing prediction. This is a speculative event.Number of L2 branch prediction overrides of existing prediction. This is a speculative event.Number of indirect branch prediction for potential multi-target branch. This is a speculative event.Number of decoder overrides of existing branch prediction. This is a speculative event.Instruction fetches that hit in the L1 ITLBCycles where the uops queue is emptyNumber of uops dispatched from either the Decoder, OpCache or bothDISPATCH_RESOURCE_STALL_CYCLES_1Number of cycles where a dispatch group is valid but does not get dispatched due to a Token StallDISPATCH_RESOURCE_STALL_CYCLES_0The number of serializing Ops retired.Floating-point dispatch faultsDemand Data Cache fills by data sourceDouble precision add/subtract flops.X87 control word mispredict traps due to mispredction in RC or PC, or changes in mask bits.X87 bottom-executing uops retired.SSE control word mispreduct traps due to mispredctions in RC, FTZ or DAZ or changes in mask bits.SSE bottom-executing uops retired.Number of cycles ALU tokens total unavailable.Number of cycles stalled due to integer physical register file resource stalls. Applies to all uops that have integer destination register.Number of cycles stalled due to load queue resource stalls. Applies to all uops with load semantics.Number of cycles stalled due to store queue resource stalls. Applies to all uops with store semantics.Number of cycles stalled due to integer scheduler miscellaneous resource stalls.TAKEN_BRANCH_BUFFER_RSRC_STALLNumber of cycles stalled due to taken branch buffer resource stalls.Number of cycles stalled due to floating-point register file resource stalls.Number of cycles stalled due to floating-point scheduler resource stalls.Number of cycles stalled due to floating-point miscellaneous resource unavailable.Number of uops dispatched from the DecoderNumber of uops dispatched from the OpCacheNumber of prefetcht0, perfetcht1, prefetcht2 instructions dispatchedNumber of prefetchtw instructions dispatchedNumber of prefetchtnta instructions dispatchedData TLB reload to a 1GB page that missed in the L2 TLBData TLB reload to a 2MB page that missed in the L2 TLBTLB_RELOAD_COALESCED_PAGE_MISSData TLB reload to coalesced pages that missedData TLB reload to a 4KB page that missed in the L2 TLBData TLB reload to a 1GB page that hit in the L2 TLBData TLB reload to a 2MB page that hit in the L2 TLBData TLB reload to coalesced pages that hitData TLB reload to a 4KB page thta hit in the L2 TLBNon cacheable store and the non-cacheable commit buffer is full.Fill from another cache (home node local).Fill from DRAM (home node local).Fill from another cache (home node remote).Fill from DRAM (home node remote).Software prefetch instructions saw a match on an already allocated miss request buffer.Software Prefetch instruction saw a DC hitLoad/Store single uops dispatched (compare-and-exchange).Lock in cacheable memory region.Store-to-load conflicts. A load was unable to complete due to a non-forwardable conflict with an older store.Number of miscellaneous requests covered in more details by REQUESTS_TO_L2_GROUP2Number of data cache reads sized.Number of data cache reads sized non-cacheable.Number of instruction cache reads sized.Number of instruction cache reads sized non-cacheable.Number of self-modifying code invalidates.Number of data cache reads (including software and hardware prefetches).Number of data cache shared reads.Number of instruction cache reads.Number of requests change to writable. Check L2 for current state.Number of prefetches accepted by L2 pipeline, hit or miss.Number of miscellaneous requests covered in more details by REQUESTS_TO_L2_GROUP1Number of data cache shared read hitting in the L2.Number of data cache reads hitting in the L2.Number of data cache reads hitting a shared in line in the L2.Number of data cache store or state change (to exclusive) requests hitting in the L2.Number of data cache fill requests missing in the L2 (all types).Number of I-cache fill requests hitting a modifiable (exclusive) line in the L2.Number of I-cache fill requests hitting a clean line in the L2.Number of I-cache fill requests missing the L2.Number of times a uop could not be tagged by IBS because of a previous tagged uop that has not retired.Number of uops tagged by IBS that retired.Number of SSE instructions (SSE, SSE2, SSE3, SSE$, SSE4A, SSE41, SSE42, AVX).L1 instruction fetch that hit a 1GB page.L1 instruction fetch that hit a 2MB page.L1 instruction fetch that hit a 4KB page.Number of instruction fetches to a 1GB pageNumber of instruction fetches to a 2MB pageNumber of instruction fetches to a 4KB pageThe number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.The number of instruction fetches that miss in both the L1 and L2 TLBs.The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event.The number of ITLB reload requests.The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts.The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction.The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts).The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream, among other things. Each occurrence reflects a restart penalty similar to a branch mispredict. This is relatively rare.The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts.The number of retired taken branch instructions that were mispredicted.RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS_MISPREDICTEDThe number of uops retired. This includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 4.RETIRED_FUSED_BRANCH_INSTRUCTIONSThe number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3.The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS.The number of near return instructions (RET or RETI) retired.The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATIONThis is a dispatch based speculative event. It is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.RETIRED_X87_FLOATING_POINT_OPERATIONSThe number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8.This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like FP loads bypass the scheduler. Invert this to count cycles in which at least one FPU operation is present in the FPU.The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one-cycle dispatch event. This event is a speculative event. (See Core::X86::Pmc::Core::ExRetMmxFpInstr). Since this event includes non-numeric operations it is not suitable for measuring MFLOPS.The number of 64-byte instruction cachelines that was fulfilled by the L2 cache.The number of 64-byte instruction cachelines fulfilled from system memory or another cache.The number of instruction cachelines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.32_BYTE_INSTRUCTION_CACHE_FETCHThe number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses).32_BYTE_INSTRUCTION_CACHE_MISSESThe number of 32B fetch windows tried to read the L1 IC and missed in the full tag.This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher.CYCLES_WITH_FILL_PENDING_FROM_L2Total cycles spent with one or more fill requests in flight from L2.Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. This may be used to calculate average latency by multiplying this count by four and then dividing by the total number of L2 fills (umask L2RequestG1). Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used.The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event.The number of software prefetches that did not fetch data outside of the processor core.Lock operations. Unit masks ORedSoftware Prefetch Instructions Dispatched.DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0Cycles where a dispatch group is valid but does not get dispatched due to a token stall.Indirect Branch Prediction for potential multi-target branch (speculative)Decoder Overrides Existing Branch Prediction (speculative)Load/Store Readblock L hit eXclusive.Load/Store ReadBlock L hit Shared.Load/Store ReadblockX/ChangeToX hit eXclusive.Load/Store ReadBlock C S L X Change To X Miss.IC pipe was stalled during this clock cycle for any reason (nothing valud in pipe ICM1).IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.IC pipe was stalled during this clock cycle (ncluding IC to OC fetches) due to back pressure.IC line invalidated due to L2 invalidating probe (external or LS).IC line invalidated due to overwriting fill response.Total number of multi-pipe uops assigned to pipe3Total number of multi-pipe uops assigned to pipe2Total number of multi-pipe uops assigned to pipe1Total number of multi-pipe uops assigned to pipe0Total number of uops assigned to pipe3Total number of uops assigned to pipe2Total number of uops assigned to pipe1Total number of uops assigned to pipe0Double precision multiply-add flops.Double precision divide/square root flops.Double precision multiply flops.Single precision multiply-add flops.Single precision divide/square root flops.Single precision multiply flops.Single precision add/subtract flops.Number of scalar ops optimized.Number of ops that are candidates for optimization (have z-bit either set or pass.Number of SSE move ops eliminated.AMD64 Fam16h Jaguaramd64_fam16hRetired SSE/AVX OperationsRETIRED_X87_OPERATIONSRetired x87 operationsCOMMAND_RELATED_UNCACHABLECOMMAND_RELATED_READ_BLOCKCOMMAND_RELATED_DIRTYData PrefetchesMiss address buffer requestsSYSTEM_RESPONSESDATA_WRITTEN_TO_SYSTEMCACHE_CROSS_INVALIDATESNumber of PDC missesITLB reloads abortedRETIRED_INDIRECT_BRANCH_INFORetired indirect branch infoRETIRED_MISPREDICTED_TAKENOps tagged by IBSTAGGED_IBS_OPS_RETIREDIC_INVALIDATE_LS_PROBEIC_INVALIDATE_BU_PROBEHost: PDE levelHost: PDPE levelHost: PML4E levelGuest: PDE levelGuest: PDPE levelGuest: PML4E levelDC_INVALIDATES_ICDC_INVALIDATES_DCCD or WBINVDIC_INVALIDATES_ICIC_INVALIDATES_DC_DIRTYIC_HITS_DC_CLEAN_LINEReading codeDC_PROBE_REJECTED_EARLYDC probe rejected earlyDC_PROBE_REJECTED_LATEDC probe rejected lateDATA_LINE_EVICTIONSData line evictionsBYTE_ENABLE_MASK_UNCACHEABLEDATA_FOR_UNCACHEABLEDATA_FOR_WRITE_COMBINECHANGE_DIRTYChange to dirty successDC_MISS0Data cache miss buffer 0DC_MISS1Data cache miss buffer 1DC_MISS2Data cache miss buffer 2DC_MISS3Data cache miss buffer 3DC_MISS4Data cache miss buffer 4DC_MISS5Data cache miss buffer 5DC_MISS6Data cache miss buffer 6DC_MISS7Data cache miss buffer 7IC_MISS0IC_MISS1DC_ANYAny data cache miss bufferIC_ANYHits on MABChange to dirtyRDBLKMODRdBlkModREAD_BLOCK_SPECRead block speculativeREAD_BLOCK_SPEC_MODREAD_BLOCK_SPEC_SHAREDRead block speculative sharedREAD_BYTERead byteREAD_DOUBLEWORDRead doublewordWrite byteWRITE_DOUBLEWORDWrite doublewordSW_PREFETCH_DATA_CACHESW_PREFETCH_PENDING_FILLSW_PREFETCH_MABSW_PREFETCH_HIT_L2MISALIGN_16BMISALIGN_4KBSTORES_L1TLBLOADS_L1TLBSTORES_L2TLBLOADS_L2TLBEvicted from probeNON_CACHABLEnon-cachableNon-cachableThe number of loadsThe number of storesThe number of load-op-storesCYCLES_TO_ACQUIRECYCLES_TO_UNLOCKINVALIDATING_PROBESEvictions caused by fillsADD_AND_SUBAdd and subtractMultiplyDIVIDE_AND_FSQRTDivide and fsqrtSSE_CONTROL_RENAMING_UOPSX87_CONTROL_RENAMING_UOPSPipe0 dispatchesPipe1 dispatchesTransactions dispatched to load-store unitCommands realted to uncachable memory and I/OCommands realted to read block operationsCommands realted to change dirty operationsMiss address buffer wait cyclesL2I Responses by Coherency State16-byte transfers written to systemInternal probes causing cache lines to be invalidatedInstruction fetches that miss in 4k and 2M ITLBRetired mispredicted taken branches due to target mismatchOps tagged by IBS that retiredSSE, SSE2, SSE3, MNI instructionsRetired indirect branch instruction.Retired mispredicted near unconditional jump.Instruction cache invalidate due to LS probeInstruction cache invalidate due to BU probeModification of instructions of data too close to codeExecution of modified instruction or data too close to codeINSTRUCTION_ATTRIBUTE_EVICTIONSInstruction attribute evictionsByte enable mask for uncacheabe or I/O storeData for uncacheabe or I/O storeBYTE_ENABLE_MASK_WRITE_COMBINEByte enable mask for write combine context flushData for write combine contet flushInstruction cache miss buffer 0Instruction cache miss buffer 1Any instruction cache miss bufferRead block speculative modifiedSoftware prefetch hit in data cacheSoftware prefetch hit a pending fillSoftware prefetches that don't get a MABSoftware prefetches that hit in L2Misaligns that cross 16 Byte boundaryMisaligns that cross a 4kB boundaryThe number of cycles to acquire bus lockThe number of cycles to unlock cache lineEvictions caused by invalidating probesSSE control-renaming uops retiredX87 control-renaming uops retiredAMD64 Fam19h Zen4amd64_fam19h_zen4AMD64 Fam19h Zen3amd64_fam19h_zen3RETIRED_X87_FP_OPSRETIRED_FP_OPS_BY_WIDTHRETIRED_FP_OPS_BY_TYPERETIRED_INT_OPSPACKED_FP_OPS_RETIREDPACKED_INT_OPS_RETIREDMAB_ALLOCATION_BY_TYPEL1 Data TLB missesALLOC_MAB_COUNTP0_FREQ_CYCLES_NOT_IN_HALTL1_ITLB_FETCH_HITIC_TAG_HIT_MISSOP_CACHE_HIT_MISSDISPATCH_STALLS_1DISPATCH_STALLS_2RETIRED_OPSNumber of macro-ops retiredNumber of divide opsCYCLES_NO_RETIRERETIRED_UCODE_INSTRUCTIONSRETIRED_UCODE_OPSCounts Op IBS related eventsAll L2 cache requestsNOT_COMPLETE_LOAD_AND_ALUNOT_COMPLETE_MISSING_LOADTHREAD_NOT_SELECTEDFE_NO_OPSBE_STALLSSMT_CONTENTIONP0_FREQ_CYCLESFP128_ADDFP128_SUBFP128_MULFP128_MACFP128_DIVFP128_SQRTFP128_CMPFP128_CVTFP128_BLENDFP128_SHUFFLEFP128_LOGICALFP128_OTHERFP128_ALLFP256_ADDFP256_SUBFP256_MULFP256_MACFP256_DIVFP256_SQRTFP256_CMPFP256_CVTFP256_BLENDFP256_SHUFFLEFP256_LOGICALFP256_OTHERFP256_ALLINT128_ADDINT128_SUBINT128_MULINT128_MACINT128_AESINT128_SHAINT128_CMPINT128_CLMINT128_SHIFTINT128_MOVINT128_SHUFFLEINT128_PACKINT128_LOGICALINT128_OTHERINT128_ALLINT256_ADDINT256_SUBINT256_MULINT256_MACINT256_CMPINT256_SHIFTINT256_MOVINT256_SHUFFLEINT256_PACKINT256_LOGICALINT256_OTHERINT256_ALLNumber of add/subtract opsNumber of multiply opsDIV_SQRT_OPSL2_STREAML2_NEXT_LINEL2_UP_DOWNL2_BURSTL2_STRIDEL1_STREAML1_STRIDEL1_REGIONPREFETCH_L2_CMDNumber of MMX instructionsNumber of x87 instructionsINT_SCHEDULER_0_TOKEN_STALLINT_SCHEDULER_1_TOKEN_STALLINT_SCHEDULER_2_TOKEN_STALLINT_SCHEDULER_3_TOKEN_STALLFP_SCHEDULER_RSRC_STALLFP_FLUSH_RECOVERY_STALLFP_DISPATCHAny FP dispatchINTEGER_DISPATCHAny Integer dispatchOPCACHELOOP_BUFFEROC_HITOp cache hitOC_MISSOp cache missALL_OC_ACCESSAll op cache accessesIC_HITInstruction cache hitIC_MISSInstruction cache missALL_IC_ACCESSCOALESCED4KAny TLB flushMA4KMA64LOCAL_CCXNEAR_CACHE_NEAR_FARDRAM_IO_NEARFAR_CACHE_NEAR_FARDRAM_IO_FARALT_MEM_NEAR_FARFill from Extension MemoryLoad store allocationsAll allocationsStore ops dispatchedLoad ops dispatchedMMX_ADDNumber of MMX ADD ops retiredMMX_SUBNumber of MMX SUB ops retiredMMX_MULNumber of MMX MUL ops retiredMMX_MACNumber of MMX MAC ops retiredMMX_CMPNumber of MMX CMP ops retiredMMX_SHIFTMMX_MOVNumber of MMX MOV ops retiredMMX_SHUFFLEMMX_PACKMMX_LOGICALMMX_OTHERMMX_ALLAny MMX ops retiredSSE_AVX_ADDSSE_AVX_SUBSSE_AVX_MULSSE_AVX_MACSSE_AVX_AESSSE_AVX_SHASSE_AVX_CMPSSE_AVX_CLMSSE_AVX_SHIFTSSE_AVX_MOVSSE_AVX_SHUFFLESSE_AVX_PACKSSE_AVX_LOGICALSSE_AVX_OTHERSSE_AVX_ALLAny SSE/AVX ops retiredSCALAR_ADDSCALAR_SUBSCALAR_MULSCALAR_MACSCALAR_DIVSCALAR_SQRTSCALAR_CMPSCALAR_CVTSCALAR_BLENDSCALAR_OTHERSCALAR_ALLVECTOR_ADDVECTOR_SUBVECTOR_MULVECTOR_MACVECTOR_DIVNumber of DIV ops retiredVECTOR_SQRTVECTOR_CMPVECTOR_CVTVECTOR_BLENDVECTOR_SHUFFLEVECTOR_LOGICALVECTOR_OTHERVECTOR_ALLX87_UOPS_RETIREDX87 uops retiredMMX_UOPS_RETIREDMMX uops retiredSCALAR_UOPS_RETIREDScalar uops retiredPACK128_UOPS_RETIREDPacked 128-bit uops retiredPACK256_UOPS_RETIREDPacked 256-bit uops retiredPACK512_UOPS_RETIREDPacked 512-bit uops retiredDivision/Square-root FLOPSBFLOAT_MAC_FLOPSL2_HW_PREFETCHERL1_HW_PREFETCHERFP_DISP_IBS_MODEINT_DISP_IBS_MODEFP_DISP_RETIRE_MODEINT_DISP_RETIRE_MODEX86DECODER_DISPATCHEDINT_CACHEEXT_CACHE_LCLMEM_IO_LCLEXT_CACHE_RMTMEM_IO_RMTNumber of X87 floating-point ops retiredThis is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 and therefore requires the MergeEventThe number of serializing ops retiredThe number of retired floating-point ops by widthThe number of retired floating-point ops by typeThe number of retired integer ops (SSE/AVX)The number of packed floating-point operationsThe number of packed integer operationsCounts the number of operations dispatched to the LS unit. Unit Masks ADDedNumber of STore to Load Forward hitsCounts when a LS pipe allocates a MAB entryDEMAND_DATA_CACHE_FILLS_FROM_SYSTEMANY_DATA_CACHE_FILLS_FROM_SYSTEMAny Data Cache fills by data sourceNumber of software prefetches that did not fetch data outside of the processor coreCounts the in-flight L1 data cache misses (allocated Miss Address Buffers) divided by 4 and rounded down each cycle unless used with the MergeEvent functionality. If the MergeEvent is used, it counts the exact number of outstanding L1 data cache missesNumber of core cycle4s not in halted state by P-levelNumber of 64-byte instruction cachelines that was fulfilled by the L2 cacheNumber of 64-byte instruction cachelines fulfilled from system memory or another cacheNumber of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLBThe number of valid fills into the ITLB originating from the LS Page-Table Walker. Tablewalk requests are issued for L1-ITLB and L2-ITLB missesNumber of L2 branch prediction overrides of existing prediction. This is a speculative eventNumber of times a branch used the indirect predictor to make a predictionNumber of decoder overrides of existing branch predictionNumber of HW resyncs (pipeline restarts) or NC redirects. NC redirects occur when front-end transitions to fetching from un-cacheable memoryCounts various IC tag related hit and miss eventsCounts op cache micro-tag hit/miss eventsNumber of cycles where the uop queue is emptyOPS_SOURCE_DISPATCHED_FROM_DECODERNumber of ops dispatched from the decoder classified by op sourceOPS_TYPE_DISPATCHED_FROM_DECODERNumber of ops dispatched from the decoder classified by op typeDISPATCH_RESOURCE_STALL_CYCLES_2For each cycle, counts the number of dispatch slots that remained unused for a given reasonNumber of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interruptsNumber of retired branch instructions, that were mispredictedNumber of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interruptsNumber of retired taken branch instructions that were mispredictedNumber of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch predictionNumber of near return instructions (RET or RET Iw) retiredNumber of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instructionNumber of indirect branches retired there were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted condition branch instruction. Only EX mispredicts are countedNumber of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions, it is not suitable for measuring MFLOPSRETIRED_INDIRECT_BRANCH_INSTRUCTIONSNumber of indirect branches retiredNumber of retired conditional branch instructionsNumber of cycles when the divider is busyCounts cycles when the hardware does not retire any ops for a given reason. Event can only track one reason at a time. If multiple reasons apply for a given cycle, the lowest numbered reason is countedNumber of microcode instructions retiredNumber of microcode ops retiredRETIRED_UNCONDITIONAL_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTEDNumber of retired unconditional indirect branch instructions that were mispredictedRETIRED_UNCONDITIONAL_BRANCH_INSTRUCTIONSNumber of retired unconditional branch instructionsCounts retired fused instructionsL2 cache request outcomes. This event does not count accesses to the L2 cache by the L2 prefetcherNumber of L2 prefetches that hit in the L2Number of L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3Number of L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 cachesNumber of cycles when there were no valid ops in the retire queue. This may be caused by front-end bottlenecks or pipeline redirectsNumber of cycles when the oldest retire slot did not have its completion bits set. Only load and ALU completion consideredNumber of cycles when the oldest retire slot did not have its completion bits set. Only missing Load completion consideredNumber of cycles where ops could have retired but were stopped from retirement for other reasons: retire breaks, traps, faults, etcNumber of cycles where ops could have retired but did not because thread arbitration did not select the thread for retireCounts cycles dispatch is stall due to the lack of dispatch resourcesCounts dispatch slots left empty because the front-end did not supply opsCounts uops unable to dispatch due to back-end stallsCounts dispatch slots left empty because of back-end stallsCounts at P0 frequency (same as MPERF) when CPU is not in halted stateNumber of floating-point 128-bit ADD ops retiredNumber of floating-point 128-bit SUB ops retiredNumber of floating-point 128-bit MUL ops retiredNumber of floating-point 128-bit MAC ops retiredNumber of floating-point 128-bit DIV ops retiredNumber of floating-point 128-bit SQRT ops retiredNumber of floating-point 128-bit CMP ops retiredNumber of floating-point 128-bit CVT ops retiredNumber of floating-point 128-bit 256-bit BLEND ops retiredNumber of floating-point 128-bit SHUFFLE ops retiredNumber of floating-point 128-bit LOGICAL ops retiredNumber of other floating-point 128-bit ops retiredNumber of any  floating-point 128-bit ops retiredNumber of floating-point 256-bit ADD ops retiredNumber of floating-point 256-bit SUB ops retiredNumber of floating-point 256-bit MUL ops retiredNumber of floating-point 256-bit MAC ops retiredNumber of floating-point 256-bit DIV ops retiredNumber of floating-point 256-bit SQRT ops retiredNumber of floating-point 256-bit CMP ops retiredNumber of floating-point 256-bit CVT ops retiredNumber of floating-point 256-bit BLEND ops retiredNumber of floating-point 256-bit SHUFFLE ops retiredNumber of floating-point 256-bit LOGICAL ops retiredNumber of other floating-point 256-bit ops retiredAny floating-point 256-bit ops retiredNumber of integer 128-bit ADD ops retiredNumber of integer 128-bit SUB ops retiredNumber of integer 128-bit MUL ops retiredNumber of integer 256-bit MAC ops retiredNumber of integer 128-bit AES ops retiredNumber of integer 128-bit SHA ops retiredNumber of integer 128-bit CMP ops retiredNumber of integer 128-bit CLM ops retiredNumber of integer 128-bit SHIFT ops retiredNumber of integer 128-bit MOV ops retiredNumber of integer 128-bit SHUFFLE ops retiredNumber of integer 128-bit PACK ops retiredNumber of integer 128-bit LOGICAL ops retiredNumber of other integer 128-bit ops retiredAny integer 128-bit ops retiredNumber of integer 256-bit ADD ops retiredNumber of integer 256-bit SHIFT ops retiredNumber of integer 256-bit MUL ops retiredNumber of integer 256-bit CMP ops retiredNumber of integer 256-bit MOV ops retiredNumber of integer 256-bit SHUFFLE ops retiredNumber of integer 256-bit NONE ops retiredNumber of integer 256-bit LOGICAL ops retiredNumber of other integer 256-bit ops retiredAny integer 256-bit ops retiredNumber of divide and square root opsNumber of requests from the L2Stream prefetcherNumber of requests from the L2 Next Line prefetcherNumber of requests from the L2 Up Down prefetcherNumber of requests from the L2 Burst  prefetcherNumber of requests from the L2 Stride prefetcherNumber of requests from the L2 Stream prefetcherNumber of requests from the L1 Stride prefetcherNumber of requests from the L1 Region prefetcherNumber of data cache shared read hitting in the L2Number of data cache reads hitting in the L2Number of data cache reads hitting a non-modifiable line in the L2Number of data cache store or state change requests hitting in the L2Number of data cache requests missing in the L2 (all types)Number of instruction cache fill requests hitting a modifiable line in the L2Number of instruction cache fill requests hitting a non-modifiable line in the L2Number of instruction cache fill requests missing the L2Number of data cache reads (including software and hardware prefetches)Number of data cache shared readsNumber of instruction cache readsNumber of data requests change to writable, check L2 for current stateNumber of prefetches accepted by L2 pipeline, hit or missCount various non-cacheable requests: non-cached data read, non-cached instruction reads, self-modifying code checksNumber of times a op could not be tagged by IBS because of a previous tagged op that has not retiredNumber of SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX)Number of cycles stalled due to no tokens available for Integer Scheduler Queue 0Number of cycles stalled due to no tokens available for Integer Scheduler Queue 1Number of cycles stalled due to no tokens available for Integer Scheduler Queue 2Number of cycles stalled due to no tokens available for Integer Scheduler Queue 3Number of cycles stalled due to insufficient tokens available for Retire QueueNumber of cycles stalled due to integer physical register file resource stalls. Applies to all ops that have integer destination registerNumber of cycles stalled due to load queue resource stallsNumber of cycles stalled due to store queue resource stallsNumber of cycles stalled due to taken branch buffer resource stallsNumber of cycles stalled due to floating-point register file resource stalls. Applies to all FP ops that have a destination registerNumber of cycles stalled due to floating-point scheduler resource stallsNumber of cycles stalled due to floating-point flush recoveryNumber of ops fetched from Instruction Cache and dispatchedNumber of ops fetched from Op Cache and dispatchedNumber of ops fetched from Loop bufferAll instruction cache accessesL1 instruction fetch TLB hit a 1GB page sizeL1 instruction fetch TLB hit a 2MB page sizeL1 instruction fetch TLB hit a 4KB or 16KB page sizeNumber of instruction fetches to a >4K coalesced pageSoftware prefetch instructions saw a match on an already allocated miss request bufferThe number of 4KB misaligned (page crossing) loadsThe number of 64B misaligned (cacheline crossing) loadsData TLB reload to a coalesced page that also missed in the L2 TLBData TLB reload to a coalesced page that hit in the L2 TLBData TLB reload to a 4KB page that hit in the L2 TLBFill from local L2 to the coreFill from L3 or different L2 in same CCXFill from cache of different CCX in same nodeFill from DRAM or IO connected to same nodeFill from CCX cache in different nodeFill from DRAM or IO connected from a different node (same socket or remote)Hardware prefetcher allocationsNon cacheable store and the non-cacheable commit buffer is fullDispatched op that performs a load from and store to the same memory addressStore-to-load conflicts. A load was unable to complete due to a non-forwardable conflict with an older storeNumber of MMX SHIFT ops retiredNumber of MMX SHUFFLE ops retiredNumber of MMX PACK ops retiredNumber of MMX LOGICAL ops retiredNumber of other MMX ops retiredNumber of SSE/AVX ADD ops retiredNumber of SSE/AVX SUB ops retiredNumber of SSE/AVX MUL ops retiredNumber of SSE/AVX MAC ops retiredNumber of SSE/AVX AES ops retiredNumber of SSE/AVX SHA ops retiredNumber of SSE/AVX CMP ops retiredNumber of SSE/AVX CLM ops retiredNumber of SSE/AVX SHIFT ops retiredNumber of SSE/AVX MOV ops retiredNumber of SSE/AVX SHUFFLE ops retiredNumber of SSE/AVX PACK ops retiredNumber of SSE/AVX LOGICAL ops retiredNumber of other SSE/AVX ops retiredNumber of scalar ADD ops retiredNumber of scalar SUB ops retiredNumber of scalar MUL ops retiredNumber of scalar MAC ops retiredNumber of scalar DIV ops retiredNumber of scalar SQRT ops retiredNumber of scalar CMP ops retiredNumber of scalar CVT ops retiredNumber of scalar BLEND ops retiredNumber of other scalar ops retiredNumber of anyscalar ops retiredNumber of vector ADD ops retiredNumber of vector SUB ops retiredNumber of vector MUL ops retiredNumber of vector MAC ops retiredNumber of vector SQRT ops retiredNumber of vector CMP ops retiredNumber of vector CVT ops retiredNumber of vector BLEND ops retiredNumber of vector SHUFFLE ops retiredNumber of vector LOGICAL ops retiredNumber of other vector ops retiredNumber of scalar ADD and vector ALL ops retiredx87 control word mispredict traps due to mispredction in RC or PC, or changes in Exception Mask bitsx87 bottom-executing ops retiredSSE/AVX control word mispredict trapsSSE/AVX bottom-executing ops retiredMultiply-Accumulate flops. Each MAC operation is counted as 2 FLOPS. This event does not include bfloat MAC operationsBfloat Multiply-Accumulate flops. Each MAC operation is counted as 2 FLOPSDouble precision add/subtract flopsThe number of serializing Ops retiredCounts cycles where the decoded uops queue is emptyNumber of requests generated by L2 hardware prefetcherNumber of requests generated by L1 hardware prefetcherNumber of requests change to writable, check L2 for current stateNumber of cycles stalled due to load queue resource stalls. Applies to all ops with load semanticsNumber of cycles stalled due to store queue resource stalls. Applies to all ops with store semanticsNumber of cycles stalled due to floating-point scheduler resource stalls. Applies to ops that use the FP schedulerAny FP dispatch. Count aligns with IBS countAny Integer dispatch. Count aligns with IBS countAny FP dispatch. Count aligns with RETIRED_OPS countAny Integer dispatch. Count aligns with RETIRED_OPS countFill from DRAM or IO connected in same nodeFill from DRAM or IO connected in different nodeMultiply-Accumulate flops. Each MAC operation is counted as 2 FLOPSAMD64 RAPLamd64_rapl[L3=0x%lx event=0x%x umask=0x%x
Number of requests to L3 cacheEach cycle, this event increments by the total number of read requests outstanding from the CCX divided by XiSysFillLatencyDivider. The user can calculate the average system fill latency in cycles by multiplying by XiSysFillLatencyDivider and dividing by the total number of fill requests over the same period (counted by event 0x9A UserMask 0x1F). XiSysFillLatencyDivider is 16 for this product, but may change for future productsAMD64 Fam19h Zen3 L3amd64_fam19h_zen3_l3amd_l3UNC_L3_REQUESTSUNC_L3_MISS_LATENCYUNC_L3_MISSESNumber of L3 cache missesAll types of requests;\�(��x�����������$�8(�L��h����x���������	��`	���	X��	��	(��	X�8
��d
�
���
��@����\���p���X����������������$������� 
X��l

���
����
������ ��48��HX��\
��p�
����
������4���t����X��PX��t(���h�������"���x#����$��%��0H%��D�%��X&��p�.���x/����/����/����/���/���/��,80��@H0��TX0��h1���H1����1���X2���5��L�5���6����7��H8��09��X:����:���X;���;��DX<��x(=���X>��H?��@�?��T�B��x�C����C����C���XM��P�M��dXN����N����P����P���HW����W���X���(X���XY���8Z��XZ��$�Z��D�]����o��\�o��pHp����p����{���~���X�����(h���<����PX���hx���|؂���(����H��������XȊ��l���������8����X�������������؋������,(���DX���`x���x���������ȍ������ H���  ����< Ȏ��X ���t X���� ����� ����@!x����!�����!H����!���0"Ȫ��`"�����"����"�����"���� #����X#�����#X����#H����#���$ر��8$H���`$�����$����$h����$ȳ���$(���%���0%x���P%ص��p%�����%�����%ȷ���%8��� &����@&����`&(����&�����&�����&X���'����('����`'���'X����'x����'�����'�����'���(8���((X���<(x���P(����d(����x((����(x����(��4)h���)����)���)8���)���*���(*zRx�$����FJw�?:*3$"Dp���T\���.H�E�B �B(�E0�A8��
0F(B BBBHr0C(B BBB����������������WG�OH���B�B�H �D(�J0V
(C ABBHD(F ABBHX\��~B�B�A �A(�D0N
(D ABBGL(D ABB�����K��
A��T��DB�I�F �I(�A0�A8�DP�
8A0A(B BBBEI
8A0A(B BBBEWXF`DhDpKPL
8A0A(B BBBBLL���B�G�B �B(�A0�A8�D�Y
8A0A(B BBBJ����K��
AH�|�GF�B�B �B(�A0�A8�DP�
8D0A(B BBBB0���F�D�D �J��
 AABA8<�� L���HC
Ej
Fgp4�T�@�$F�B�B �B(�A0�A8�D@T
8C0A(B BBBF�HBPhHA@(��qY�A�R wAAK��l�!E�[l$���F�B�B �B(�K0�A8�J��
8A0A(B BBBD"�M�Y�A�v�K�[�A�L����F�J�B �B(�D0�G8�G�7
8A0A(B BBBI����K�e
HD�)`�
 (\�lE�D P
AFL��0`$��F�D�A �DP�
 AABH0����B�J�A �G@[
 AABE\�|�	B�B�E �B(�A0�A8�G�
�
8A0A(B BBBA��
Z�
T�
A�
�(,����[�K�B �B(�A0�A8�DP$
8A0A(B BBBB
8F0A(B BBBBp������FP������g
8D�0A�(B� B�B�B�EH������F�B�B �B(�A0�A8�G��
8A0A(B BBBHD���F�B�B �A(�A0�G�o
0A(A BBBF@X\���sF�B�B �A(�A0�Dp%
0A(A BBBC�����9������������&���������i(�����<����F�B�B �B(�A0�A8�D`hLpmhB`ShNpehA`ShPpKxG�_`}hTpThA`X
8A0A(B BBBFDhMpbhA``hMpchA`<�L��F�B�B �A(�A0��
(A BBBK@	��ZB�M�A �!
CBJA
FBGAFB�\	8��]B�B�B �B(�G0�A8�D`<
8C0A(B BBBDl
8F0A(B BBBEt
8F0A(B BBBED
8F0A(B BBBE �	���E�r
Iw(
����H
I|
DG
Ij8D
�	��5F�I�A �A(�D0(A ABB4�
�
��8A�H�D 
DAGF
DAE��
���%B�B�B �B(�A0�A8�G� L�@L�AH
8A0A(B BBBE��A]�AS�AB�A��AN�A`�AB�A��Ac�A\�AA�A4@4���A�G� I� |� F� U� A� _
DA8x���NF�P�H �H(�G0�
(C ABBK����=HV
BW����;������x��%HW,����E�C
B�E�M���8
A$D ���E�D@�
AFl�������
����5��������
����>��������(
����E�A�D0P
AAD8
l��7Hn P
���=HV
BW$t
����A�G� I� �
AGP�
X���F�B�B �A(�A0�K
(D BBBGB
(A BBBG\�
� ���F�B�A �A(�D0e
(C ABBEm
(C ABBKD
(C CBBAP� ��cHdP!���F�B�B �B(�A0�A8�DP�
8A0A(B BBBE ��"��pE�Z`J
AA$�#���A�G� I� �
AGL��#���F�B�A �A(�D0�
(D ABBHT
(D DBBA@Lh$���Q�E�G �D(�F0_
(A ABBDp����(��$��iL�D�F JAAF��(�8%��^F�E�H �GAB0�l%���Q�G�D �Q
ABHX���$�%���A�G� I� �
AG\D�&��,F�B�A �A(�D0j
(D ABBGp
(D ABBGL
(D DBBA<�P'���F�B�A �A(�D0�
(A ABBG�(��k �\(���A�G��
AE@(+���F�J�L �m(D0K8K@KHKPP K
ODI`�+��t�+��3K�T
IJ\��+��f	F�F�B �B(�G0�D8�G�<
8A0A(B BBBH��Z�e�F��5��R L5���X�]
KRF�,�5��D8@6���F�G�D ��
ABDK
CK_|�7��gH�\���7��JF�E�E �B(�D0�A8�D`�hNp[hB`�hLp_hD`LhOp`hB`Vh\pShB`OhKpFxL�X`uhUpNhA`�
8D0A(B BBBA4�=��AE�{P�=��cd@>�� |H>��$A�Dp�
AK�T?���� @���,@��lK�A
D[��|@���F�E�B �B(�A0�D8�DpGxK�bxApI
8A0A(B BBBHYxH�R�N�@pvxE�HxApM
8A0A(B BBBA�|�B���F�K�B �B(�A0�D8�G�e

8A0A(B BBBH�r�K�K�K�K�O���N�b�I�Q�4T��FpT��^(�T��9<�T��LF�B�B �B(�D0�A8�D���M�a�A�o�M�\�B�i
8A0A(B BBBH��N�]�B�W�V�F�G�W�S�G�j�A�^�G�j�B�U�M�e�B�Y�H�K�G�W�T�M�F�G�\�.�N�[�A���L�c�F���P�a�A�@\_��(F�D�E �G0{
 FABF�
 AABC�a��Lfm�<b�����b��h�$c�����c��S�c��, �c��QM�A�A �
ABB P$e��GE�v
EFtPe��l�Xe��^F�L�B �B(�A0�A8�J��
8A0A(B BBBH��i�E�E�E�E�K��Hl��Tl��#$pl��<xl��T�l��l�l��7He
C��l����l����l����l��)H`��l��)H`�l���l��$4m��xE�H�G _CA,\Xm���HA
G\
D\
D\��m��7He
C��m��7He
C� n��7He
C�Dn��7He
C�hn��?Hh
H�n��GHn
J4�n��7He
C�P�n��F�E�B �B(�A0�D8�DpxG�bxApI
8A0A(B BBBGYxa�C�I��pixE�HxApM
8A0A(B BBBAp�`q���F�F�B �B(�A0�A8�J�
8A0A(B BBBAX�I�W�B�y�w�M�D�K�X����3,l���E�D�K 
AAH4�H����E�oS I(H0NQ\ ]AA,�Ї���E�jF U(H0N~
RA4`����E�jF g(P0A8H@NU
hA$<����eHb[ P(D0K,d@����E�oS I(H0NK
oA,�����E�jF U(H0N~
RA4������E�jF g(P0A8H@NU
hA$�(���eHb[ P(D0K$p���SHdX N,D�����E�oS I(H0NK
oA,tp����E�jF U(H0N~
RA4�����E�jF g(P0A8H@NU
hA$�����eHb[ P(D0K��]Hb _(H0K$ ���]Hb _(H0KD`���]Hb _(H0Kd����SHdX N���]Hb _(H0K,� ����E�oS I(H0NK
oA���]Hb _(H0K� ���]Hb _(H0K,`����E�jF U(H0N~
RAD�SHdX N4d0����E�jF g(P0A8H@NU
hA$�ȑ��eHb[ P(D0K����]Hb _(H0K�P���]Hb _(H0K< ����!E�oS I(H0NM\ `(M0M8K@KA$D ����jHc `(I0E8B@Nl ȓ��SHdX N� ���SHdX N� H���]Hb _(H0K4� �����E�jF g(P0A8H@NU
hA! ���]Hb _(H0K$$!`���eHb[ P(D0KL!����d!����|!�����!����]Hb _(H0K�!����!����!����! ���",����"����0"����N�D"���F�B�B �B(�A0�A8�F�u
8A0A(B BBBEn�~�G�G�D�K�K�K�K�K�K�U
8C0A(B BBBG`�"̞��ZF�B�B �B(�A0�A8�D`HhOp^hA`IhMp`hA`�8A0A(B BBB<#Ƞ��GHr
FX#����GHq
Gt#0���+Hb$�#H���|E�H�G cCA�#����5Hl�#ȡ��GNU�@11 �9��� � 
!!!�&1!N!\!t!�!�!�!�}�@���@��@AAA#A;ACA�@ZA�@kA�@�Ac(�A�A�A�A�A�}�@���@��@�����@kA�@�A��E�}3E�QE@\E�DcE��E�@�EMI�Z<bI [��IP[bI�vI�I��I�[.O�I`\�I.O�I�\.A�I`]�I.A�I�]J�(J^DJ�\J_�`�9vJ8_��Jh_�J���J�J��9�J�_�J�J@�9K�_!K` �9.KX`�9:KPK	`�9fKqK��9�K�`�K�9��K!��K�K�KL�`L+L��9:L�`!@�9ALa#@�9QLx/$��9]LkL%@�9�L�L&��9�LHa'��9�Lxa(��9�L�L)
��9�L�L*��9�L�L+��9M-M.
��9M$M0
��9?M�a2@�9IM�a:TMaM;�yMb<�9�M�M@��9�M�MA��9�M8bB��9�MXbC�M�bCN�bEN�bFNcG"NHcH0N�cI�9:N�cK�9GN�cLTNaNN��9xNHd`��9�N�da�9�N�db�9�N�dc��9�N(ed@�9�N�Ne��9�NOf��9OXeg��9#O�eh��94ODOi��9`OnOj��9�O�Ok��9�O�Ol��9�O�Om��9�O�en��9
PPo��90P>Pp��9SP]Pw �9wP�ex��9�P�Pz�9�P�P{�9�P�P}�9�P�P~��9Qf@�9QR��Q)Q��GQ���9^Q(f� �9iQ`f��Q�f��Q�Q��Q�f��Qg��Q@g��Qpg��Q�g��Q�g�RR�6Rh�HR0h�^RkR��Rhh��R�h��R�h��R�h��RW����9��i��9�R0i��R`i��R�i� �9�SuT��9
SS�`�9�i���94SBS��9_SoS�@�9DJ�i��S(j��SXj��S�j���9�S�S��S�j�Tk�`�9T`k��9/T�k�@�9<THT�]TpT��T�k��<�T���9�T�T�@�9�T�T���9Ul��9 U0U�LUUU�dUmU�U0l��UXl��Ul�U�l�U�l�Um�U@m�Q�U	
U�T�U�UV�UVV�Qpm	
U�T�UVV7VVRV�Q�m	mV�T{V�V�V�V�V�V�Q�V	�V�k�V�mzn�V@n�/�nW�n���n kz(o
�o�G�o �jz0p
xp�G�pWq�QPq
�QoS	"W�qW�q4Wr1W@r�J�r?WBSCW�rMW�iWWs_W8slWvWpW�W�Q�W	�WS�Qps�
�W�s
�.�s�.tL8t��iL	pt�W�W�W�t��t�W�t �Wi�Wu?�W�:�XR�(f XGQ+X6XfMX@�.ZX�Q�e	fX8ulXpuwX|X@	�X�X��Q�X	���X���X���XYY	%Y0Y YY	%Y0Y wX|X@	�X�X�YY	%Y0Y �Q�u>>�uS� vO9xv�.�v�.w6�EY8w	�ZYZ�lY	�}Y'��Y�Yb	�YXw�Y0xwX|X@	�X�X��Q�Y0	�\�Y�Y�Y6�EY8w	�ZYZ�lY	�}Y'��YwX|X@	�X�X�6�EY8w	�ZYZ�lY	�}Y'��YwX|X@	�X�X��Q�Y0	�\�Y�Y�YwX|X@	�X�X���hxAT�x�=�x�qK;*�xZyR�(y�Q`yZ�yZ�y.��y>>zS�HzO9�z�.�z��0{e�{,@�{+�|Z8|$Z�|�+�| 1Z8ZBZIZSZZZdZkZuZ|Z�Z�Z �Q�Z�|?	��E�}3E�؄@\E�DcE��}^}�d}8�i}h�p}��MIp�<bIЇ�vI��<�IX�.O�I�.A�I���(JH��MIx�<?vI���#bIuT�?�I��bI�?�I�.O?�I`\�I.O?�I��.A?�I`]�I.A?�I��J�?(J��?]TpT�?M$M0	? 
:�T�k�?݌R��?�	:�L�L+?�:�W�?�:�LHa'?�:T0��?`:�P�P~?�:�O�en?�:�R`i�?�:�O�Ol?�:�NOf?�:<THT�?�SuT�?`:��@?�:��K? :!��K?�:�O�Ok?`:Qf?��9]LkL%?��9QLx/$?�:�P�P}?��9�Lxa(?�:�P�P{? �9���?��9
PPo?�:`OnOj?�: U0U�?4ODOi?�:�R��? �9�Sx��?`�9�K�K?�\Hz?��9M-M.	?�9�R0i�?@�9�S���?�N�Ne?`:LUUU�?�N(ed?��9(�BS�?��9_SoS�?��9:L�`!?��9IM�a:?OXeg?�:�R7��?�9�LR�&?�:�L�L)	?�9K�_?��9?M�a2?��9TMaM;�?SPk�w?�:dU{��?@�9�S(j�?��9�K�9?�9�L�L*?�:�O�Om?�:��X`?��9�N�da? �9����?��9yMb<?��90P>Pp?�:TǍ�?��9Ս�`? �9fKqK?��9�N�dc?`:xN�`?`:#O�eh?`:�P�Pz? �9�N�db? �9� �"?��9.qK;*;*�x��`��H���/x��/������Yb	�YXw�Y ������X`��y�X�	)��y@���y�����S(j�SXj�QmU�Q�_�6��G�S�	�QoS	"W�qW�q4Wr1W@rTJ�
�J�rl�oS?WBS@�H�y����wX|X@	�X�X��Q�Y0	�\�Y6�EY	�ZYZ�lY	�}Y'��Yq�Hz|��z6>z �jz0p
xp�G�pW���Q��	���i�� ����pt��H����p�Ɏ�������ǎ���ю�tێؔ���t ���fMX�.ZXYY	%Y0Y wX|X@	�X�X�YY	%Y0Y wX|X@	�X�X�@��Ky���@��Ky�����!(�7�"�W0�@�`iy�p�� kz(o
�o�G�owX|X@	�X�X��Q�Y0	�\�Y�Q�W	P�_���{��6�EY	�ZYZ�lY	�}Y'��YwX|X@	�X�X�Y����.ؕ6�EY	�ZYZ�lY	�}Y'��YwX|X@	�X�X��Q�Y0	�\�Y�QE@\E�DcE��������0�X��``N:>�O��N:g����a M:{����b@L:�����f`K:����gӗH��c�I:�p��e�H:�����dG:	���E:/���� D:B�أ�@C:Z�k���A:������@:������?:՘���
@>:����<:����	`;:�9��$�::U�8��%�9:m�X��!9:�����" 8:�����3�7:��Ȥ�46:����# 5:ҙ@�� `3:�p��&�����)�1:���0�0:ȥ��.`/:!���-@.:=�0��(�,:O�h��+`+:f�{��,@*:�����*`):��͚�1@(:����2 ':����/�$:�ئ�C@$:.���B�#:@�^��A`!:(�H��@ :y����`:��ʛ�`:�h���@:�����@:�(���������@:2����@:H�p��������A���H���O��V�"��8�Z�x�]���i���\H��p� ����$�ثZ��]�X�i����\��� u�P���x�������Э������(� [vP�Qv��8����ȜخӜ�ޜ(��P��x� [v��QvЯ8������ئ%�(�3�P�<�x�E���N�W�	r�Ȱ~����� ����8	ѝjڝ/j�Lj�Q��	ѝ@�ڝ`�����Q͚	ѝ��ڝб��ѝ0�ڝX�����Q{�	ѝ��ڝ����QP�	̝x�՝��ޝ���8��x����� ѝ��ڝ(��X��Q�	ѝ��ڝ�����Q�	ѝ�ڝ��1��Q�	̝�՝H�ޝx�����ض��� G�@�S�8� `�h�m���w���������MX�b�����ظ�����P���Ğ������ b������M�b��MX�b�0���X���8�Mx�b����9��!��@���=�XqȺ�QX�	'��	��Z���(�m�H��Qu�	'���	�h�Z���m����Q��	�@������Xq���Q՟	�Ȼ���X�u���(��h�(���1���:�أG��U��:���G�8�U�`�:��h�t���������Ϡ��G�� U��@ѝ�����ڝ@��h�����Ⱦ ѝp�ڝ�� �ѝH���@�ڝx�����ؿ�� ѝ��ڝ8��`�ѝ��ڝ#��<�ѝU�ڝo����:���ѝ��ڝ���������0�X��`@�:g����a`�:{����b��:�����f��:ӗH��c�:�p��e�:�����d@�:	���@�:/����`�:B�أ���:Z�k��:����� ~:�����}:՘���
�{:����y:����	�x:�9��$x:U�8��% w:m�X��!@v:�����"`u:�����3u:����# t:ҙ@�� `r:�p��&�����)�p:���0�o:ȥ��.`n:!���-@m:=�0��(�k:O�h��+`j:��0��'�h:f�{��,�g:�����*�f:��͚�1�e:����/@c:�ئ�C�b:.���Bb:@�^��A�_:(�H��@�]:y�����[:��ʛ��Y:�8�Z�x�]���i���\H��p� ����$�ثZ��]�X�i����\��� u�P���x�������Э������(� [vP�Qv��8����ȜخӜ�ޜ(��P��x� [v��QvЯ8������ئ%�(�3�P�<�x�E���N�W�	r�Ȱ~����� ����8	ѝ@�ڝ`�����Q͚	ѝ��ڝб��ѝ0�ڝX�����Q{�	̝`�՝��ޝ����@���x� ѝ��ڝ����QP�	̝x�՝��ޝ���8��x����� ѝ��ڝ(��X��Q�	ѝ��ڝ�����Q�	ѝ�ڝ��1��Q�	̝�՝H�ޝx�����ض��� G�@�S�8� `�h�m���w���������MX�b���b������M�b��MX�b�0���X���8�Mx�b����9��!��@���=�XqȺ�QX�	'��	��Z���(�m�H��Qu�	'���	�h�Z���m����Q��	�@������Xq���Q՟	�Ȼ���X�u���(��h�(���1���:�أG��U��:���G�8�U�`�:��h�t���������Ϡ��G�� U��@ѝ�����ڝ@��h�����Ⱦ ѝp�ڝ�� �ѝH���@�ڝx�����ؿ�� ѝ��ڝ8��`�ѝ��ڝ#��<�ѝU�ڝo����ѝ��ڝ��������@�����8���0�h�0� �����P�0�9�MI�Z<?bI [�?�I��bI�?vI�I�#�I�[.O?�I`\�I.O?�I�\.A?�I���I.A?�I�]W��?	���?`�:t�{��?��:|���?LU8��?�����?�:��`��? U0U�?�Q�Q�
?�:_SoS�? �:�����
?@�:�����?��:����c?@�:yM��<?`�:��.?��:.K�I?��:� �O?�:8�G��?�K�9�? �:�K�?��:/T0��?�:Z�`��?`�:�Q���?��:#UW�?��:b���?t���?�SuT�?��:����l?�� ��?�����?��:�SH�� ?�+��Q?��:�M��C? �:�M��@?��:�M��B?��:���S?���R?�M"�A?�:TN7�N? �:M�j�(?��:�,W��?��:o�@��?����&?`�:�����?��:QL���?��:�L���?@�:Mv�$?@�:�����?�:����'?��:
���?@�:+�9�? �:GN`�L?J���.?��:\�`��?��:(�u��?��:�R���? �::K��	?@�:����`�:TǍ�	?��:����?`�:����?��:����?`�:&���??�P�?U����?��:�<���?@�:Ub��?�:�Ts��?K���?���?�:�� ��?�:zl
�? �:��@��?�����?��:����K?@�:�����?��:� �?��:.���?D���=V�c��?��:u����	?�:����?�:�W�?��:����?��H�� ?�:������p������B���^�(� ��p�@L�����p���D������	 ��@�3)�h�5�M���U�"e���p�H����������0��P� ��x�@��������P�������`��������`���G���(�8LX����	�Q�
2���(�?�!�X�G��S����Q��	P�_�G��pW}�������������  ����  �� �  ��� �X�@�x��  ���.�@�>���J�S��_�q�8���������������,@�
X� ���G��z�����>>P���x����������H��������=��������W���� �H��p�)���6��@�W���W ��H� �x����)��6���@�W(��UP� �=C�\�b�@�Ux�+CL����U|��Q��	�V�V���VmV�T�����Q�V�����
��Q)��	>�G�M�]�r����(�}����P�@��x� ��������PP����� ���2�������
���n��H�@����/�4�����4�<�H�L���<�]���t���.���.�Z���@�����?�W���?WBS;*��CW����8�=h�	;��������O����A�Q��	#�	��I�'����2�	A�@N�0[�X h�x�q���~����B�������(��X������x�Q���	d� �L����="��\7�O�P���@��d��-)r���������� ����0����>���.v���@��0��4/C��B�U�2�a�o�t��Q��	����8��h����Q��		��Z����g�8��`��������� �Q���	��  �P/�;�S�pb�s�@���������������� ��]���.1��N�	��0'�XZ�x6�f�	��~��Q����	���'�0Z�P6�p		������'��Z��	����'���6���Z���QXb4�8N`N�/��N=��W�
[�Q�H	�Qx_�u��}�����o���R� 	��P	�Qp		�V�	�V�	�V���������������,� ?�T�@r��[�
�.�-
�GH
�G�
���
���
���Q��	��@ç����p ���@��@��Q��	��� ç�������@��P
���
	��
%�2���+C�U�\��H`�Q��	�����H�H8 u�h���0���H��J�@n
BIH�H��Q�Q	�@g���H��H� u�����0��@�H`�J��@������Q�	��v�0�KX!�0�����MIh<?bI��?�I��bI�?vI�I�#�I��.O?�I��.O?�I�.A?�I��.A?�I�]W��?V�c��?`o;��R?����?�n;(��?m;��H�? l;�O?�k;u����?�g;����l?8�G��?�S�s�?f;�Q���?�d;���?�b;QL���?�a;��x�?``;�?�_;/T0��?�^;��3c?@^;&���?J�@.?�];Z@J�.?�];����?�[; U0U�?�����
?�X;��g�?t���? X;.K�I?`V;�� �U;����?T;Mv�$?P;.��?+�9�?�N;|�P�?���?N;����?L;�J�J?�K;��?@K;t���?�x ?(��?`J;�K? H;��MX�?_S�?@G;���R?
�-�?�F;\�`��?F;�L���?�D;��A�?C;TN7�N? B;��K�?�A;�Ts��?�K��?�@;��e?�>;}�`?`<;����?<;#UW�?�;;���?�R��?@;;?�P ?	���?`:;�����? 8;b���?��?�7;GN`�L?��� ?�4;����&?�1;�Q�Q�
?�.;�SH�� ?��`��?��?�,;T� �	?@*;�,3�? );����'?&;zl
�? %;�+��Q?$;U���?�!;�<�V�?@ ;yM��<?`;M�I(?�;(J� ^�?%H{�?���!�?��H��" ?@;�("�" ?@;������p������B���^�(� ��p�@L�����p���D������	 ��@�3)�h�5�M���U�"e���p�H����������0�4x"�"5�P� 5��x� 4�P�@4�#@5��������P�4���`#5������`4������4�����#�5��`���'4���(�X4�8$h$LX��$�	4LX�%�	5	��0'�X6�f�Z�x��
��
%�2���Q�V�%	�V�V���VmV�T�����Q��	�UP� �=C�\�b�@L����U|��Ux�+CN�%N�/��N=�����=�������A�@h�x�N�0q���~����[�X B�������X������x��]���.1��N����n��H�@����/�4��%���4�<�(&L���<�]���Ep&��&���&h�&�lX'�8'��Q�Q	�@g���H��H� u�����0��@�H`�J��@�Q���	��  �P/�;�S�pb�s�@���������������� ���5x"p'5�PP�52��'���'5�@( 5��(5���(4��()4���)4�P�) 4�Q	�Q���	d� �L����="��\7�O�P���@�K(*!� +�����+?�W�	Q�H	���
>�)r��,���,}-C(-VcX-w��-���-��W ��H� �x����)��6���@�W(��.�-
�G.�G`.���.�����~��Q�����QA	�����.���/�Q��	����8��h����8/=h/\F;�/���2�	n
BIH�H��V�������������,� ?�8@r��[�
CW�/;*0?WU+C80	Zh0	�Q)��	>�G�M�]�r��0��(�}����P�@Er��lX��Q��	�I�0'�(1#�`1�������� ����0����>���.v���d����@��0��4/C��-)r��B�U�2�a�o�t��Q��	!�_�G��pW}���1� ��1��t���.���.��Q��	������@����2 ��v�0�Q�������H�H8 u�h���0���H��J�@�W���� �H��p�)���6��@�W����+A�AO�+C�U�\��Qp		�V�	�V�	��������
X� ���G��z������Q��		��Z���Q��	��� ���ç��82��X2��Qx_�u��}�����o����W��Q��W
[��V�2%�\y����2���2��X3  ���3  ���3  ��� �X�@�x��  ���.�@��P4 0��4? 0��4?�8�H5�8��5�?�<�6h6���6	n�6�H�6BI 7�Q�
S���2��!�`7G��%��7���7?������>���J�S��_�7q����!�&��8�I��?`�;	��J�?��;dU9��?��;�Q�Q��?��;_SoS��?��;������
?��;��9��?`�;�IKW���?(J� ^��?��69�c?��;R9�K�\?��;yM���<?`�;]9�K��?��;o9x9��?��;��.�?`�;�9/�I?��;�K�9��? �;�K�K�?��;�9�9�N?@�;݌�9��?��;�9�9�y?�;::��?�;�Q����?`�;-:A:�?�;�SuT��?`�;bIL�?�I��bI�?\:e:�
?@�;�}:��?��;������?��;�+���Q?��;�:�:��?��;"N�:H? �;�:(L�(?��;QL����?��;�L����?�;Mv��$?�;�:�:�'?��;�:����?��;�I���.A?�IPL�I�.A?�I���.O?�IxL�I�.O?�:	;�?`�;;*;�?��;GN�L�L? �;Z�L�.?��;(���?`�;>;\;��?@�;v;�L>;��?@�;�;HM��?�;�;�M�;��?�;�;�;��?`�;T�M�;��?`�;�;<���;</<��
?�;C<(N<��
?�;S<d<�?@�;�����?��;�<�<��?`�;}��`	?��;�<�<��?��;�<`N�Y?��;U����
?��;�<���[? �;�<
=��?��; =*=�^? �;E=�N�?��;��Q=��? �;��K���?��;MI�Z<?vI�I�#u�_=��?@�;m=�N��?��;�����?��;�=��? �;�=�=��?@�;��=�O��;\�`�����;fK�=��?��;�NO��?��;��8O�' ? �;�8O�' ? �;���OG�P�OG�(P�@hP!��P��=�P�=Q�=@Q>xQ$>�Q5>>>�QO>X>0Ri>r>pR�>�>�R�>����R�S=HS\F�F�S�>��S	�>T�>8T�>�>�>hT?�T�Q�T	���U��XV��V�`WB��W^��W ��0X@$?pX�[?�X3?�XA?8YY�pYL������Y�YD�Z8Z��	 ��Z[�M�([K?"L`[If?�[n?�[w?\��0\�?X\ �?�\@�?�\�?@4��\�?@D�?�\�?�G�?�\�G4��\]�G
8]p]<VC�]��?�]�?�]�?LC0^9�^0�^��H_���_ ��?`�?�.X`
�QX`�.2��`!��`@�%��7@�
�Q�`	�8a��8!�paG��1Z�aBZ�a@�a%@0bSZhbdZ�b0uZ�b@�Z�b�0@(c<@  E@hcQ@  Z@�cf@  o@�c{@0  �@(d�@@  �@hd�@�  �@�d�@�@ 	��@	 �d
e�@0e	�@XeA�A�e 	$A�e1AfAAf1AQAPf@ZA�fO�Q�f	�:�f�I gt�XgcA�ggA�g \�h@lAxhsA|A�h
�A�h��A8i �Api�A �A�i��A�i@�S(j�A`j�A�j �Ak�A�kBB�k-B@BlVBiBPlG�lb�l�muB}`m�B�m�<_�m	iB(n�B(niBG`nb�n}�n�.o�.Po�B�o��B�o�B��B�o��B�o�B��B�o!�Bp"�B8pA�BppBC�pC�pt�q#C�q��q@1C r�/Xr�M�r4��r G��8s
8C�sAC�sKC(tUC�r_Cxt gC�t?WBS�0u��`u��u��uwC0vG��v}C�v�C�w�C�w�Cx�CPx�.�x��R�x��x�=y�C8y �C`y@�C�yO��y��y��z�8z�.`z	�C�z0�C�z�C�z �C{	D8{D`{��I�{@�I�{�"D*DGD|2�(|��H|��p|���|���|PD�|
�Q(}҉h}��}@��}�.(~	�(~�h~��~���~��@ZDjD@���>p�.�IoD��D 0���D`��D���D	�D��DX�N���D����0�	f0����D`�@MI���D�
EX� 0�W�	!E��Rp�	}���u�+E��	GE0��>`E��{E��E �i>�E��O>�E؆5>�E��E���E�Fp��F��FЇF�  F@�0hF��|F(FȈ4F0EFX�BF��UFeFЉyF �F��F0�FP��F���F���F؊$�F�$�F(�$d�P�<G��G�.�����z��	[�2GNG��cG؍ xG�@�GH���Q��	�G���G��G��G@��.p��Q��������������çP�ܧ����ؐ��ؐ����(�ç��ܧ���G�
�G`��G����K	�G���HH@�	Hx�H  �ؓ	!H�3HX�9H��EHSH��[H�wH@�nh�
BI���H�'W ��J�� �HؖA�H ��`�����HЗ��H���HH���H����Hؘ�� ��nh��	n��
BI��H0�@�Hp��ȚI� 'WH��H��A�H���I��`�H���H����H!I��H���n��	>IP���HP�>I������HNI�eI���tI���IH��I���I��	C����"	��;Y�n��4	�;������C����"	��;Y�n��4	�;�����(�¤h�ʤ��Ҥ�	ݤ��X� ����@����	���N� ���X�����&���.�6�	G�� W�8�@	d����	��J�?@`<dU9��?`	<�Q�Q��?@\<_SoS��?@Z<������	?�W<��9��?�V<�IKW���?(J� ^��?��69�c?�U<R9�K�\?U<yM���<?�S<]9�K��?�R<o9x9��?�R<��.�?@P<�9/�I?M<�K�9��?�K<݌�9��?�J<�9�9�y?E<::��?@C<�Q����?�B<�SuT��?�A<bIL�?�I��bI�?�}:��? A<������?�N<�+���Q?�@<�����X?�?<"N�:H?�=<�:(L�(?�<<QL����?@;<�L����?9<Mv��$?�5<�:�:�'?5<�:����	?`2<�I���.A?�IPL�I�.A?�I���.O?�IxL�I�.O?�:	;�?�1<;*;�?`1<GN�L�L?�0<Z�L�.? 0<J��LZ�.? 0<(���?/<>;\;��?�-<v;�L>;��?�-<�Nh���?�,<�;�;��?�*<T�M�;��?�*<�;<� *<</<��	?�'<C<(N<��	?�'<S<d<�?�&<�����?`%<}��`	?�"<�<�<��?�!<U����?� <�=�=��?`<�<
=��?  < =*=�^?�<ҥ��_?�<��ҥ�_?�<��K���?@<MI�Z<?vI�I�#u�_=��?�<m=�N��?�<�����?�<�=��?@<�K�K�?�<E=�N�?@<\�`���?`<��=�O? <fK�=��?�<\:���
?�<�<���?`<��+���<��8O�% ?�	<�8O�% ?�	<���<_��	���R��S	MI��
E�D� 0�D���S	=HS\F�F�S�> �d
e[�2GNG��cG� xGH�@�G����>TV�ث�>8Ti��>�>hT?�T{���Q�T	���U��XV��V�`WB��W^��W ��0X@$?pX�[?�X3?�XA?8YY�pYL������Y�YD�Z8Z��	 ��Z[�M�([K?"L`[If?�[n?�[w?\��0\�?X\ �?�\@�?�\�?�g4��\�?@J4��\]�g�?�\�g
8]p]<VC�]��?�]LC0^9�^0�^��H_���_ ��?`�?�.X`
�QX`�.2��`!��`���%��7@�
�Q�`	�8a��!�paG����(���h� ����@1Z�BZ�SZhbdZ�b0uZ@�@�Zp��0@(c<@  E@hcQ@  Z@�cf@  o@�c{@0  �@(d�@@  �@hd�@�  �(P�@hP!��P��=�P�=Q�=@Q>xQ$>�Q5>>>�QO>X>0Ri>r>pR�>�>�R�>��@�d�@�@ 	����	�������@0e	�@XeA�A�e 	�Q�f	�I gt�XgcA�g�A`j�A�j �A�����A�kBB�k-B@BlVBiBPlG�lb�l�muB}`m�B�m�iB(n�B(niBG`nb�n}�n�.o�.Po�B�o��B�o�B��B�o��B�o!�B�o�B��B8pA�BppBC�pC�pt�q#C�q��q@Ȧh�1C r�/Xr�/���M�r4�خ ����P��g�(�gЦx� g8C�sAC�sKC(tUC�r_Cxt gC�t?WBS�0u��`uA��uO��uwC0vG��v	�C�w�C��.h��	�R�x��������C� �C �@�CH�DDH�O�����z�8z�.`z	�Cۦ0�C�z�C�z �C{��8{D`{��I�{@�I�{��*DB���2�(|��H|��p|���|���|���|���|PD�|%�
%��|
�Q(}�.�.(}	҉h}��}@��}�(~�h~����.���@ZDjD@���>p�.�IoDH��D 0��/���B��V�0�e�x��D��	��0�	f0����W�	�.�!E��.}���u�+E��	GE0��>�E �i>�E��O>�E؆5>�E��E���E�Fp��F��FЇF�  F@�0hF��|FEFX�BF��UFeFЉyF �F��F0(FȈ4F0�F���F��F��F؊$�F8�$�F`�$d�P�<G��G�.��u�������Q��	�G���G��G��G@���������������çP�ܧ����������������çP�ܧ��������8��ç���ܧ�����8��������ç�ҧ��ܧ�����_������G`�	��K�G��	��HH@�	Hx�H  �ؓ	!H�3HX�9H��EHSH��[H�wH@�nh�
���BI���I�� �HؖA�H ��`�����З��HЗ���HH���H���� ��nh��	n��
���H0�@�Hp��ȚI� 'WH��H��A�H���I��`�H�������H!I��H���n��	��P���HP���������HNI����&�<���IH��I��C����"	�d<Y�n��4	 b<������C����"	�d<Y�n��4	 b<�����(�¤h�ʤ��Ҥ�	ݤ��X� ����@����	���N� ���X�����&���.�6�	G�� W�8�@	d����MI�Z<�vI�I�#bIL���I��bI���IKW����(J� ^���dU9�����<�Q�Q����<_S@������<���������<��H�����<R9�K�\���<
��Z�<� �<yM�Z
��<��=�=�� �<��.�	���<�9/�I	���<�K%������<@�L������<݌j������<�9�9�y���<::���<�Sp������<\:���
���<�}:���@�<�������@�<�+���Q���<"N�:�H� �<|����'���<QL�����@�<�L�������<Mv��$��<�:�������<�:	;�� �<;*;����<GN���L� �<��69�c���<J����.��<(����`�<������@�<>;������@�<¸��� �<�N�¸�� �<�;(��� �<�;P�����<<������<S<d<���<�����X���<���n�����<�<������<U�����@�<�<�����< =	�^�@�<����@�<��K������<u�_=�����<\�`���� |<)� �����<m= �)�����<�������<�����<<�C��T�@�<_�g��]���<}��`	� �<�Q�������<�����}<]9�K����{<��=�O�`{<	��J��{<�A�����@z<��+����y<�<�����z<��8O�/ ���<�8O�/ ���<����.H�	<_��	����	��S	�G��	�S	=HS\F�F�S�>̹ �عp�!������"��0��h�$ȹ��AԹ���`�B��������D�8�����$���(���H �8��}���u�+E�A��BB��-B@B(�VBiBx�G��b��muB}h��B���z��������@��������0�h�?���H�h��(�����P��� T���@��X�	ڲ���1��r�8��������� ���@��h������	ڲ���10�r���������8� ����@��������U��XV���V��V���`WB��W^��W ź0X@��0Xź@к8��J�X޺�X��X޺��x�A?x���Y�pYL��������D�� �@�ZX���	 ���(��M�P��"L`[If?�[2��[:�\Z�0\B�X\ ��M��J�h�M8]��<�PM�\@b����v�����H� �4��\PM@h4��\��@8������8�������8�»@�@VC�]��?�]LC0^9�^0�^BCH_���_ ��?h��?�.��
�Q���.2���!��ʻ�%�@�ֻ�
�����������Q �	�. ��Q�������� ���i@!�@�G�������81Z��BZ��SZ�dZH�uZx��Z�� ���@���0@#�'�  E@#�2�  Z@#�=�  o@#�H�  �@#�S�  �@#�^�   i�#�u�@  ��#����  �8�!��P��=�P�=Q�=@Q>xQ$>�Q5>>>�QO>X>0Ri>r>pR�>�>�R�>��@`��@�� �@��	�@XeA�A� 	�Q��	�.���Q�I@�t���cA|��A`j�A�j����@b@�G��}��iB�V�0�e�x�/���B���.o�.@�C��C���B�!�B0�A�BP�B�B����B���Ҽq
t�qҼ1Cx��/���M��Ȧ ��/H�4��� ���@���
�P����(��Цx� �KC@�8C��AC�UCX�;*��gC�t?W��_C8� �0u߼����A��O[H�wH�wCp����G��v�C ��C��b�O��y�R�xD@���x�C8y �C`y@
����	���!����A+�(|"2�(|+�";�|BB�|;�B�C�z$J��'�C0�DZ��{�I8�Ih�8����?e��{�I��I�{��C�������C@��o�h��D`{�-)���	�����������@��҉@��.��	�Q���.����P�>��.�I��ݽ��jDݽ��	�h�����D-�����	MI��
E�D� 0�D���W�	�.P�%���ֻ�
!E���.[�P����	GE0��>�E �i>�E��O>�E؆5>�E��E��(��F`��F��F�F��  F�0�FȈ�F0(FȈ4F0hF��|FEF��XFBFX�UFH���G�F��U�p��F(�$m���$�F��<�. ����u����G���G��G��G���QH��.p��Q��x���������ç0�ܧ������ ���@���`��x���������ç0�ܧ������ ���@���`ž8���>��V�ث�>8T?��>�{�H�i�x�H@�	H�H  ��H�ؓ	!H�3H0�SHh�9H��BI�����BIn�
I � Ծp�A�Hp�ԾA׾����H��׾�`����Hh��>I����H��>I�� ��n���	�H ��BI`��`�BI�H��n�
�8�'Wp�I�� �H�@Ծ �A�H �ԾA׾X���HX�׾�I���`����P���H���>I�����>I��H�>I�eI������tI���H���Hx��n���	�Q�T	MI�Z<�vI�I�#bIL���I��bI���IKW����(J� ^���dU9���g=�Q�Q��� b=_S@�����_=��������\=��H���@[=R9�K�\�`Z=
��Z�<��X=yM�Z
��<��=�=�	�@V=��.�	��S=�9/�I	��S=�K%����@O=@�L����`=݌j����`N=�9�9�y��I=::���G=�Sp����@F=\:���
� E=�}:����D=������	�Q=�+���Q�`D="N�:�H�@B=|����'��A=QL�����`@=�L�����@=Mv��$�`:=�:����� 8=�:	;���7=;*;�� 7=GN���L��6=��69�c��5=J����.�@5=(�����3=�������2=>;�������2=¸����1=�N�¸���1=�;(����/=�;P����.=<�����,=S<d<��@,=�����X� +=���n���*=�<���� )=U������'=�<����@'= =	�^��&=���� =��K����&=u�_=����"=\�`������<)��N��� =������ =	�����<���� =<�C��T� =_�g��]��=}��`	�=�Q�������<�������<]9�K���`�<��=�O��<�
���<�
���<�<����`�<5O���<��+���D=��8O�7 ��
=�8O�7 ��
=c8	<_��	�G�z%�hl������� �p�<'�8
*p
��I���S	�G��	�S=HS\F�F�S�>̹ �عp�!������"��0��h�$���}���	�A��BB��-B@B(�VBiBx�G��b��muB}h��B���z��������@������0�h���H�h��(�����P��� T���@��X�	ڲ���1��r�8��������� ���@��h������	ڲ���10�r���������8� ����@��������U��XV���V��V���`WB��W^��W ��0X@$?pX�[?�X3?�XA?8YY�pYL������Y�YA�Z8Z��	 ��Z[�M�([K?L`[If?�[2��[n?�[2�:�\w?\:�Z�0\��0\Z�B�X\ �?X\B��8]��<
8]�<�M���<���<PM�\�?�\PM�?�\PM4��\PM�4��\��<�b������b��v���/�v����H� �HH��� ������8�������8�»@�@VC�]��?�]LC0^9�^0�^��H_BCBCH_���_ ��?`�?�.��
�Q���.2���!��ʻ�%�@�ֻ�
�����������Q �	�. ��Q�������� ���i@!�@�G�������81Z��BZ��SZ�dZH�uZx��Z�� ���@���0@#�'�  E@#�2�  Z@#�=�  o@#�H�  �@#�S�  �@#�^�   i�#�u�@  ��#����  �8��@�	!��Pb��=�Po�=Qz�=@Q�>xQ�$>�Q5>>>�QO>X>0Ri>r>pR�>�>�R�>��@`��@�� �@���@
�A� 	�Q��	�.���Q�I@�t���cA|��A`j�A�j����@b@�G��}��iB�V�0�e�x�/���B���.o�.@�C��C���B�!�B0�A�BP�B�B����B���Ҽq
t�qҼ1Cx��/���M��Ȧ ��/H�4��� ���@��@
�P����(��Цx� �KC@�8C��AC�UCX�;*��gC�t?W��_C8� �0u߼����A��O[H�wH����wCp�G��v�C ��C��b�O��y�R�xD@���x�C8y �C`y@
����	���!����A+�(|"2�(|+�";�|BB�|;�B�C�z$J��'�C0�DZ��{�I8�I�{8����?e��{�I��I�{��C�������C@��o�h��D`{�-)���	����	���@��҉@��.��	�Q���.����P�>��.�IoD��D 0��ݽ��jDݽ��������D-�����	MI��
E�D� 0�D���D�
�W�	�.P�!E%�����
!EX[�����GE0��>�E �i>�E��O>�E؆5>�E��E��(��F`��F��F�F��  F�0�FȈ�F0(FȈ4F0hF��|FEF��XFBFX�UFH���G�F��U�p��F(�$m���$�F��<�. ������G���G��G��G���QH��.p��Q��x���P�����ç0�ܧ����( ��`@���`��x����������ç0�ܧ����( ��`@���`�>��V�ث��ث�>8T{�@?��>��x�i�x��H@�	Hx�H  ��H�ؓ	!H�3H0�SHh�9H��BI�����BIn�
I0 ���Ծp�A�Hp�ԾA׾����H��׾�`���>I����H��>I�� ��n���	�H ���H��BI`��`�BI�H��n�
�8�'Wp�I�� �H�@Ծ �A�H �ԾA׾X���HX�׾�I���`����P���H���>I�����>I��H�>I�eI������tI���H���Hx��n���	�Q�	MI�Z<�vI�I�#bIL���I��bI���IKW����(J� ^���dU9���`�=_S@���� �=��H��� �=�����`}=
��Z�<�`�=yM�Z
��<��=�=���=��.�	�`�=�9/�I	�`�=�K%����`�=@�L���� �=ej�����=pj���� �=�9�9�y���=::����=�Sp������=\:���
���=�}:���@�=������	���=�+���Q���="N�:�H���=QL����� �=�L������=Mv��$���=�:�������=�:	;����=;*;����=GN���L� �=��69�c���=J����.� �=(����@�={���� �=����{�� �=>;��{�� �=�(����=¸(�����=�N(�����=T(��	�@�=�;(�T�	�@�=�;P�����=�� ��`�=< ����`�=S<d<����=�����X���=���n����=�<������=U������=�<����`�= =	�^���=�����=��K���� �=u�_=��
�`�=\�`�����=m= �����=yJ �m=����=��������=	���@�=������=<�C��T��=_�g��]�`�=}��`� �=�Q�������=]9�K�����=��=�O��=���=���=����@�=���
�`�=�X����=��+�����=�;��@�=!*��?��=!*�����=8C(�?��=8C(����=VMRb2�`�=bMR2�`�=u���`~=�<�Y�~=�<�<�����=��8O�6 �`�=�8O�6 �`�=���n���	��������� �@>>y�@�p�
�H0� �8@C�N(��<_��X_[���h �/P q� {� @ ��!0 ��"  �X# �0$��$��$�8%��%@��%�G�z�������  &@�&�%'	�I'%ܧx'	.x'ܧ�G��	�S	�F�'t�(}���	�A��BB��-B;��-B@B(�VBV(�VBiBx�G��b��muB}h��B���q����P(��()()z��������@������0�h���H�h��(�����P��� T���@��X�	ڲ���1���8������� ��@�h������	ڲ���10������)��) ���@�������U��XV���VH*?x* ?к�*�?J�*?0+?H*�x* �к�*��J�*�0+�L����Z�+�	��Z�+��	?)�(,�,�? ��,-�?+0-x-�?M��-7"?�Z�+��	�)�(,�,�� ��,-��+0-x-��M��-7"�L`[IT�[f?�[T2��[:�\Z�0\B�X\ ?B�X\ �l��J���Mbl��8]��<?�Mb�<?�8]��<��Mb�<�v�@�PM�\/�4��PM�4��-PM<?4��-PM�»�@�VC�]��?�]LC0^��^��^BCH_���_ ��?.�?�.��
�Q���.2���!��@�%�@�@�
�����������Q �	�. ��Qp.�������� ���i@!�@�G�������81Z��BZ��SZ�dZH�uZx��Z�� ���@���0@#�'�  E@#�2�  Z@#�=�  o@#�H�  �@#�S�  �@#�^�   i�#�u�@  ��#����  �@/@/-�/@�/S0�@0$>x0>>�0X>1r>H1!��1b��>�1�E�[�2�@`��@�� �@���@
�A� f(2@�Q��	�.���Q�I@�t���cA|��Q�2?	b@�G��}��iB�
�x3���3V�0�e�x�/���B���.o�.@�C��C���B�!�B0�A�BP�B�B����B����Q�3�
Ҽq
t�qҼ1Cx��/���M��Ȧ ��/H�4��� ���@����@JP4�����4�P�4?�@5?Ц�5?�P�4��@5�Ц�5��P�5�KC@�8C��AC�UCX��86gC�t?W������A��OwH�	wCh6G��v�C ��C���C`y@	���!���6�+�(|"2�(|+�";�|�B�|;�B�C�z$J��'�C0������?�Ih�8�I7��C�������C@��o�h��D`{�-)���	qp7|�8���8u9�.��	�Q���.�>�9��9�.�:IoD��D 0��ݽ��jDݽ������D-�����	MI��
E�D�  �D����;��W�	�.P�!E%�����
!EX���GE�;�E<�E��x<��<�8=�F`��F��F�F��  F�0�FȈ�F0(Fx=4F0hF��|FEF��XFBFX�UFH���G�F��U�p��F(�$m���$�F��<�=!h>,�>�8?�QH�	��x�ç�?���?��0@��@ܧ��.��ܧ8�@D��� ��x�ç�?���?��0@��@8PAܧ�A.�Aܧ��� U�A�>�AUdBV�Bds8T�>8Ts�@B��B��B�C�`C��CH@�	Hx�H  ��H�ؓ	!H�9H�C�BI�����BIn�
I0 �H@D���D��D��BI`��`�BI�H��n�
�8�'Wp�I�� �H�@�Q�	MI�Z<vI�I�#bIL���ILbI����4E���M>�LNE��M>QL`E���L>�:tE��@L>dU�E���K>{�E��@I>T�E��G>���E���D>��4��`J>�;�E���`D>�;�E����C>� U����A>@�PU���@>xU����<>xU����<>��U����6>���U����4>_SF��	�2>(�9F��� 1>QF���@0>�<_F����/>��pF��/>u��F����+>���F���)>]9�U��@)>\�V��`(>��F����&>�=�F�	�$>U@V���`#>yJ ����`!>m= �yJ���`!>:�F���� >�Q�V��  >���F��`>p�F���>e�F�� >�9�Vy	��>}
G`	�`�= =+G�^��>_�@G�]�@><�YGT�>�+oGQ��>zG�GL�@>GN�GzGL�@>�9�GI��>"N�GH�>b�G2��>V�Gb2��>J��G�.�@>8�G(�`>M�G$
��>	�H��@>��H��`>\:&H�
��	>�CH� >;YH��>�:nH� >~H�V�>yMh<�@>�S�����>V� WV�`>�;�H��>#U�HU��=���H�Z ���N>���H�G ���g>��H�Z ���N>��H�G ���g>�H�H���Z ���N>�H�H���G ���g>�H@Wb�WGX;`Xq�XiB�X�H8Y��Y)Z�hZ��ZQ�([!�x[��W�!E�[���QH\���H�\�H�\��H0]!H�]H�]�(^IX^I�^ I�^4I(_���_�C�_�Cx`G��`��a 8@a.�aç�a��0b��pb��b�<I0cIIXcMI�c]IjI!�(d�hd�Q�I%�d	o��I��C�I��.D��C�I��Ie��C�e�B�|�������I�e(J�8f'�C�z$2�(|"�`f!0�f �f
hg���gA-)0hO�h��hy�i>>0i�I`iJ�i�j�.xj�>�j���j 8k.Pkç�k���k��8lJxl�D�lJ(m�Z��m@P��m ��`n��nH�`o?��o0�`p���p��8q�@�q��@r*JHr0 F�r0(F�r08Jp�GJ�r�FsUJ��eJps�F�s��s,0t!�t�t��pu 8�u.vçhv���v��w}�Hw�E�w�GE�w�PxtJ�x���x@�Z�x }Jy�J8yBZ`y1Z�yt��y��z�Xz��z��zs {�X{��{��Jd�{U |�X|���|@�0}��}��}�8~KJ�~t��~�0�X�Gx
���	��iB�} �b�nGX�[���r>ȀX>�>>h�$>����Z0�Gh�4��!؂!����@`��@�J �@���Q؃�� ���J%�H��
!�x��?W��gCȄ���8���Hx�@I�� �ȅ�J����J�H ��JX�n������I(� �x��J��K��J(�np�K��P !K� ;K��R JK@�Q YK��P hK��@P vK8� P �K�P �K��P �K0�P �K؎P q ��h��/��h�_0�[h�{��@ �x�0 �h�  �X� H��`�@�x� �������؞z��G��%���KP��K@�`W8���p���Ȫ �P��1ȫڲ����0��`����@�Ȭ ���1��ڲ������f�@A� Ҽq
�BP���Bp���B��B�BخA�B �!CP�C���Q���
�د@4��� �/�Ȧ0��Mp��/��1C�JP0���UC��AC�8C`�KCȳ�P8��Ц�5��@5��P�4����4�Q���C`y@�.�����qصu0�<_���K��K(�"���Kȷw�1L��p��w�8�X�w����w�L �w6L@�TL0�nLH��0�w`������������L���'<�?�LH��'@�?�L���#��LP���L��w�??�L`��??M��M���#� MH�w3?5M0��HM���#�^MP��yM��w@?�M��@?�M��w<?�M`��#��M����MP�w�??N���??N��w0Nx�HN@�\N0�tN��w��N��w@�N��w�N��w0�N`�w�N��w<0�X�w0P���w0����w0����w<���w<���w<O��<�?O��<�?0O�<�?BO��<�?XOH��kO0���O���@�?x���@�?�OP�<�O��@�?�Op�<�O����O`�@P��P(�<(P���;P��@TP��@�?qP@��P��<����0����0�Px�0�P���#�P����?�P����P�
Q@�'QH���?AQ��[Q����?rQp��Q���Q��Q���?�Q0�p���<�Q@�<�@�<���<x���<R���Rx��
Q���7R(� �NR���AQ���QH���Q���P����?�L����?'Q���?iRH� ��?}R����?[Q���?�L����?�Q��?�R����Rx���O����R(� ��R����O��PH���P���RX�<�R� <Hp<�<S�<8`<�P����P���+SH DS�rQp�N���Q0�aS�#<�?tSh�<�S�<�S��<�SP<�?�S�<�?8`<	@	<�S�	 <�?T`
 <@ <2T� <p� <PT(
<�?�
�
<��<`�< H<kT�<�?p�h<0X<0<��<�T�<�?�QH<8`<�T0<� <�T�<�?�@<x��<X�<�<MI�Z<vI�I�#bIL���ILbI�������>�  ���@�>C<X �����>������>�;� �� �>��4����>{ȳ����>T���@�>�������>�����>�;� ���`�>�;�����>�������>���,�@�>0!�����>��"���@�>���U����>_SF��	�`�>(�������>QF�����>�< ������>���� �@�>����`�>yJ���`�>u��F��
���>	�����>��H�����>\:&H�����>\�#����>�/��� �>�I0#�����>�=�F����>U@V����>:�F����>CJ��`�>\g���>������>�9X#y	��>V��v���>#U�u�@�>]9�a��><�YGT��>�+oGQ���>zG�GL�@�>"N�GH���>��G�`�>��D��>�C���>b�G@� �>J��G�.���>��-� �>�LNE&�@�>QL`E%��>M�G$
� �>��%!�@�>}
G � �>�9�G� �>�CH� �>���F�`�>�:nH���>~H7���>yMG<�`�>�S�#��`�>�H0�*E ���>���H�H*E ���>��H�H+E ���>�QH\
�!�x[��W�S��H�#!E�#��a$oH$�s�$� w8%�p�H�\�!H�]�@f�@�H0]I�%��%�@(&�(^ I�^�`&I�^���_4I(_�G��`�C�_��Cx`���pu 8�uçhv���v��w.v��a 8@aç�&��&��0b��pb.�a���j 8kç�k� '���k��8l.PkiB/�Hq/
��/�b�n�C�I��C�I�J�8f'o��I��.D��C�e��C�z$������`f!B�|�2�(|"�I`'��I�'(�.��qu0��������'A�(O>>0i�hy�i��h�K��x(��/s {��z��		�jJ�i�I`i��`i�>�j�.xjJxl�D�lJ(m�?��o0�`p�Gx�H�(�8Jp�GJ�r�FsUJ��eJps�F�s*JHr (F�r  F�r ��s�0t}�Hw��(�PxGE�w�E�w�t��y��zs {U |��z��z��{�X{��J�)��q��8~��}��}�0}�Xz!��|@t��~KJ�~�0]IjI��b�� MI�c�<I0c�Q�I%�d5	5�d	"4H)@H)4��$>��>>h�X>�r>Ȁ!؂4��Gh�Z0����!�����@`�[���1Z��BZ��S�)}J�)_�) �i@tJ�)�1ZBZ�Z�*�Q؃�� ���;*���_��J�x��!�x�����gCȄ?W��n���ȅ�J���JX��Hx�@�8���H ���JI�� np��x��J���Jx*��*�K+I(� ��8+[�+_�"�h�h��/��K��` YK��` �K�` �K؎` JK@�a !K� vK8� ` �K0�` ;K��b hK��@` �K��` �q ����+��-�P/�1 �KP��2@�4��K@�`%��6�G0!z�7W8���1���`������@�Ȭ ڲ������A� Ҽq��9��
%�:#W�:�Bp���BP���Q���
�B �!�BخA�B��BC��CP��د@1C�Ȧ0��/���/��Mp�4��� JP0��/�KCȳUC��8`����4�PЦ�5��P8��� D �QX KR�Y  a�:i�q@z� rQp��Op�<O��<�?p���<[Q����?AQ��6L@�`���0Nx��Q0��P��<BO��<�?���<x���<�@�<�Q���?�Q�����0����0�Px�0qP@�nLH�����\N0�N���??P(�<0O�<�?�Q@�<�L`��??�Q��TL0�����HN@��;L�;p�P���#�M`��#��L���#�HM���#�M���#���;�MP�wD�??�N��wD<�M��wD<?���wD<���wD<����wD<�L��wD�??yM8<wD�?�� =wD��N`�wD8�X�wD��wD� MH�wD3?0�X�wD0����wD0P���wD0�N��wD0�KȷwD3�N��wDL �wD�0�wDN��wD��>"��P��M����LP��^MP���K(�"����?��?1@�BA@CR@PC1@�BA@CR@PC1@�Bd@�Ct@�CR@PC1@�Bd@�C��D@\E��D��DED�DHDPHSD�HKD�DVD�HSD�HND�DhEHD�HED0EHDGEiD_EeDzErD�EmD�EwD�E|DIP_a_�y_(L7�_!7�_�L4w`?�_�_7w�?�_�_97�?`(M7�?`�M7�?*`�M7�?=`8N7�?P`pN7`?c`x`7|`�N7@?�`D	7 ?�`�`17?�`�`27�?�`a37? a4a7 ?FaXa5w�
?daxa6w@?�a�a7�a�a7@?�a�N�a(O�ahO�a�O�a�O�a(P bhP@�.bI*b�PA7b�P
ADbQb`QHA@&b�QDA@3bRJA@@bpRC@Pb�RA@TbHS[b�S�cb�S��kb�S�sb0T��{bhT��b�T���b�T��b8U���b�U��b�U��b8V���bhV��b�V���V��(W���bxW��b�W��b�W��c(X�*bhXA7b�X
ADb�Xb8YHA@&b�YDA@3b�YJA@@bXZC@Pb�ZA@cH[PA@Tb�[�\A[b�S�cb�S��kb�S�sb0T��{bhT��b�T���b�T��b8U���b�U��b�U��b8V���bhV��b�V���V��(W���bxW��b�W��b�W��c(X��Qc	R�!c3c?c NcZcic�9nc|c�Qc	R�!cNc�cic�9nc|c�Q�9	R�!cNc�c�9�9�9�9�c�c�cH\�9�\�9�\�c�\�c�c�Q�c�a�cb
dsE d"N8]1N`]:d�]Dd�]MdZdpd|d�d�d�d'��d	��dZ��d���d�]@@�Q�d�B�d	��^ee	�d`^A@ʤx¤
��4��^ 5e�@=eIe|	�j�j�j�j�3?�jk�e fHfhf.kEk@3?Wknk
`2?�k�f"@1?�k�k�k�f�/?�k�k /?�fg.?�k(g�+?lPg�*?l2l@*?Flxg�)?Slll*�(?{l�l2�'?�lxg�l�g'?�l�l6�'?�g�g.?�lh�l0h�lhh�.�h	m�hm�h�.i	m@impi[�m���i�.,m	@mHm`mhm�m�m�m�m�m�m�m�mnn$n,nDnLndnln �n�n@�n�n��nj�n/j�n�n�n�n��icb�n�.o	R�o0o;o";Rokoyo�o�o�o�o�o�o�o�o�Q�o	v�pZp-p4p��Ep�\jRpHjJv[v��qv�v�vq@?�v�v�v(q`??�vw	w-w@>?Dw_w�uw�w��w�w�<?Hq�w��w�wCx6xA<?Qxbx`;?xx�x�:?�xpq�x�x�x�q�xy�+y�q"AyUy!sy�q �y�y��y�y#�y�y$p��q�V`r�y�r
z�rD�zq�0z��Hz��`z��xz%��z R��z@��z�*os";8s�@`s���s��z�.�s	���s�z(t�z�t��t�z0u�z�u�}~!~�{ ?~�{ ]~�{ {~�{ �~�{ �~�{ �~�{	 �~�{
 '>'T' j'!�'"�'#�'$�'%����������
��4����L��{|@|j�h|���|���| @K?���| @K?׀} @K?(}�/�(�� L?>�\�
m���	��P} x}���}ҁ�}���2;�!�X�>�u�[�x�!�@��>����[��ĊՊ���8
���\?3�I�V�o�}�������	@�͋  [?`�� ��	�
�1�@Z?J�]� @X?v��� �V?����ό��	 ��� ��Ѓ
 ��� '� � =�H�
 S�g����� ��Ǎ ۍ� �� 3�K� _�w� ��o�
������ώ�p����@Z?*�=� @X?Y�l� �V?������ɏ��� ���� �����0�/�P�%���,������3�H�<���׍؆H��S�H������[����������׍P����/���[��� ��0�y�h��������R�����B�^?"�4�DN�\�e�n�w�f�x������d?��̒�d?ޒ�	�d?��
@d?*�@�S�	`c?h��%�b?����#�b?���a$�2ғ�2��2������/�&� �Q�	8���A�ؑ9�H�B�x�f�I�e���Q(�	ؕx��� @q? �:�!@q?T�l�"@q?���� p?���� p?Ж�	 p?��
�
�o?�0�`o?A�	�m?V�D	�m?i�~��m?����%Ɨ�a$ٗ�&����7�k?�'�6�k?7�S�3k���4�k?���1���2��Ҙ׍���/�� [�6���O����׍h���/�&� [�z������20�	�Q��	8�@�A�p�9�H�B�x�������/�/� P_a_�y_(L5�_�45`�?�_�_75�?�_�_95`w?`(M
5�?`��
5�?*`�M
5�?=`8N5�?P`pN5�?c`x`5|`�N5�?�`D	5��?�`�`15��?�`�`25�?�`a35 �? a4a5��?FaXa5&5`�?daxa6'5`{?�a�a5�x?�a�a5`y?Md�pd���d�d0��2��2,��29��a�N�a(O�ahO�a�a�O�a(P bhP@TbHSDbQ*b�PA�.bI7b�P
A��AK���!F��#b�X�(ASM��*APb�RA@bpRC&b�QDAb`QHA3bRJAc�PA]�X��X����M ��A��p��A[b�Scb�Skb�S sb0Tp{bhT��b�T��b�T�b8U�b�U �b�U@�b8VP�bhV��b�V���V@�(WP�bxW��b�W@�b�WPc(X`Tb�[Db�X*bhXA�.ТI�\AK���!F�`�#b�У(ASM(�*APb�ZA@bXZC&b�YDAb8YHA3b�YJAcH[PA]����X����Mh��A��p��A[b�Scb�Skb�S sb0Tp{bhT��b�T��b�T�b8U�b�U �b�U@�b8VP�bhV��b�V���V@�(WP�bxW��b�W@�b�WPc(X`�Qc	R�!c3c?c NcZcic�9k�v��nc|c�Qc	R�!cNc�cic�93c�� nc|c�Q�9	R�!cNc�c�9�9�9�9�c�c�cH\�9�\�9�\:ȥ�c�c�Q�c�_��3�H���ɩ�2Щ�2�@ d����@��x�$���1��=� � H�X�@V�����_c�3�Hz�����d���d¤�d���d�]@�B�d��^ee	�Q�d	�d`^Aʤx¤
��4��^5e� =eIe~	�j�j�j�j��?�jk�e fHfhf.kEk@�?Wknk
��?�k�f"��?�k�k�kЪ �?a�����?�k�k��?�fq�`�?�k�� �?l���?Slll* �?{l�l2��?�� ��?�l�g��?�l�l6��?�g��`�?θ޸R����?�H�B)�<�C@�?S�h�Ye���Zw���V����W@�?��ҹX��S`�?��T�?,�?�>
�?N�a�?
�?p���@
�?����A���`��?ĺۺ4��?��!�?�Q�	&�+�[��9���A�ЬI��N�ȭS���[���c�x�j��� u���@L������� �������0���`�����������'2P�3�1����.��	»л����!�0�M�B�N�Z�h�b�v�M�|����������� �lh�l0h�lhh�.�h	m�hm�hm@impi�.i	m@impiI��N�ȭS���[���c�x�j��� u���@@mHm`mhm�m�m�m�m�m�m�m�mnn$n,nDnLndnln �n�n@�n�n��nj�n/j�n�n�n�n��iB�ȵ|�H�cb�n��ȶ����Z�(�̼P� ۼ��.o	R�o0o;o";Rokoyo�o�o�o�o�o�o�o�o�Q�o	v�pZp�J�'W��-p4pe��\j&�����'�1�JvP����x�qv�v�?�vq	�?�v�v�v(q`�?�vw	w-w@�?Dw_w�uw�w��w�w��?Hq�w��w�wCx�wA�?Qxbx`�?xx�x��?�x�x�x�q+y�q"AyUy!sy�q �y�y#�y�y$���� �?�%���?7�J����?d�w����?�������?�������?�������?�+����?E�X����?r������?���������� �?��Ⱦ�@�?���������?0�C����?^�q����?�������?�������?�������?�)����?D�W����?r�(�|���������������������x�����������ɘ ���@�����`���������zؿ����8�PN`�������)�-�p��q�V`r��D��Z�)�q��y�r
z�rD�zq�0z��Hz��`z��xz%��z R��z@��z�*os";8s�@`s���s��z�.�s	���s�z(t�z�t��t�z0u�z�u������� �}~	!~ �p	?~H�q	]~p�r	{~��s	�~��t	�~��u	�~�v	�~8�w	u�`�x	����y	����z	���{	@�`�|	����}	����~	��� 	@��� 	h��� 	��� 	��)� 	��G� 	�e� 	0��� 	X��� 	����  	����! 	���" 	8�`�# 	����$ 	����% 	��	>��	T� 	j(�!	�A�"	�Z�#	�s�$	���%	����@	����A	��B	4�K�C	e�|�D	����E	����F	����������
��4����L��{	|@|	j�h|	���|	���| 	���|a	׀}`	(}�/	���& 	�(��`�?>�\�
	m���		��P}c	x}��	�}ҁ	�}�	��2	x�!�@��>����[��ĊՊ���8 
���@3�I�V�o�}�������	@�͋ 
@x�K�9 @@`�� ��	�
�1�`@J�]� �@v��� @����ό��	 `@��� `@��Ѓ
 `@��� `@'� � `@=�H�
 `@S�g����� `@��Ǎ `@ۍ� `@�� `@3�K� `@_�w� `@��o�
������ώ�p�����@*�=� �@Y�l� @������ɏ��� ���� ����& `@����" `@�8�( `@`�8�$ `@����' `@����# `@�(�) `@P�8�% `@x���* �@���� �@���+ `@@��  `@h���, `@����! `@j�_�~�g�o�v�j�_�~�g������0�/�P�%���,������3�H�<���׍؆H��S�H������[����[�����������׍��P�/���[��� �������׍P����/���[��� ��0�y�h��������������0����� �� �@�������B�@"�4�Do���E@����F�����@�N�\�e�n�w�f�x�����
�@��̒
�@ޒ�	
�@��
�@*�@� @L�a��@S�	@@���@@h��%`@����#`@����(`@����&`@�2ғ�2��2���/�&� '2P�3�1����Q��	���'2���1����� �������0���`�����������'2P�3�1���ؕx������0@�����0@Ж�	�0@��
�
�/@��0�A�	�.@V�D	 -@i�~� -@����%����7`+@�'�6`+@7�S�3�!@k���4`+@���1���2����,`)@���+ '@)�G�/&@_�|�)$@����-$@����*$@���.$@+�@�#X�l�( #@��l�&@"@����9`+@��'�8`+@�2���2���2��2���2��2���2��2��"�"�9�A�R�Z�k�s��������� ����@�����������������
����"�)�.�5�:�A�F� M�R�@Y�^��e�j�q�v�}��������������� ����@׍���O�[�6���Ҙ��/�� ���׍h���/�&� [�z�����׍h�����[�z�'2P�3�1����Q���	�����(�������0�'2P�3�1�����x����@;@0���:@:�X��:@T�o��:@�����:@�����:@�����
(�?�\�u������������0�I�b�	}���:@���� 9@�����������-��H���
��d�� �cbX�z�����������Q��	�������@�P_a_�y_(L�_�4
n@�_�_7@l@�_�_9�C@`(M@j@`��@j@*`�M@j@=`8N i@��X�	����
P`pNh@c`x`|`�N�f@�`D	`e@�`�`1@d@���`(�c@�`�`2�a@	��`)a@�`a3@_@�a*`^@ a4a`e@FaXa5'`S@daxa6( H@�a�a@E@�a�a F@4�O�=�B@d���>�B@�2���2��Md�pd���d�d0�������(� �2��2,��29��a�N�a(O�ahO�a�a�O�a(P bhP@TbHSDbQ*b�PA�.bI7b�P
A��AK���!F��#b�X�(ASM��*APb�RA@bpRC&b�QDAb`QHA3bRJAc�PA]�X��X����M ��A��p��A[b�Scb�Skb�S sb0Tp{bhT��b�T�������b�T�b8U�b�U ����0����@�bhV��b�V���V@�(WP�b0���b�W@�b�WPc(X`Tb�[Db�X*bhXA�.ТI�\AK���!F�`�#b�У(ASM(�*APb�ZA@bXZC&b�YDAb8YHA3b�YJAcH[PA]����X����Mh��A��p��A[b�Scb�Skb�S sb0Tp{bhT��b�T�������b�T�b8U�b�U ����0����@�bhV��b�V���V@�(WP�b0���b�W@�b�WPc(X`������������Qc	R�!c3c?c NcZcic�9k�v��������`�����nc|c�Qc	R�!cNc�cic�93c�� ��8�����nc|c�Q�9	R�!cNc�c�9�9�c�c�9�9::�� �9�\�9�\:ȥ�c�c�Q�c�_������H���ɩ�2Щ�2�@ d"N8]1N`]:d�]Dd�]�_ �3�H8���.�����d���d¤�d5eR����d�]@�B�d��^ee	�Q�d	�d`^Aʤx¤
��4��^5e� c�k�@��0����Ie�	�j�j�j�j�jk�e fHfhf.kEk��@Wknk
@�@�k�f"�@�k�k�kЪ`�@a����@�k�k��@�fq���@�k��`�@l��@�@Slll*`�@{l�l2�@�� ���@�l�g�@�l�l6�@�g����@θ޸R�� �@�H�B)�<�C��S@�@��T��@,�?�>�@N�a�?�@p���@�@����A���`��@�����`��@ĺۺ4��@��!@�@����q
��@���r
��@���p
��@�#�h �@9�U�j �@l���i �@9���k �@���
��@�@���@���	��@���l��@1�I���@b�z��~@�����@����m@~@�2���2��B���|��������� Z��@̼*��B�J�e�m���������[��9���A�Ь�.v�	b�v�M�b�v�M��2���2��I��N�ȭS���[���c�x�j��� u���@L���8���A�ؑ9�H�B�x�'2I�3�1���.��	»л����!�0�M�B�N�Z�h�E���� �"�@�lh�l0h�lhh�.�h	m�hm�hm@impi�.i	m@impiI��N�ȭS���[���c�x�j��� u���@@mHm`mhm�m�m�m�m�m�m�m�mnn$n,nDnLndnln �n�n@�n�n��nj�n/j�n�n�n2���iB�ȵ|�H�cb�n��ȶ����Z�(�̼P� ۼ��.o	R�o";Ro0o;okoyo�o�o�o�o�o�o�o�o]�;�o�L� �.]��	j���H�z�p�����׍������8� ����@������.]��	j���H�z�p�����׍������8� ����&����@e� �B�� �p������Q�o	v�pZp�J�'W��-p4pe�JvP����x�qv�v �@�vq	 �@�v�v�v(q��@�vw	w-w`�@Dw_w�uw�w��w�w� �@Hq�w��w�wCx�wA �@%�@�BQxbx��@xx�x�@�x�x�x�q+y�q"AyUy!�y�y#�y�y$����@�@�%�� �@7�J�� �@d�w�� �@����� �@����� �@����� �@�+�� �@E�X�� �@r���� �@������������@��Ⱦ���@������� �@0�C�� �@^�q�� �@����� �@����� �@����� �@�)�� �@D�W�� �@r�(�|�O���V�������������������x�����������ɘ�������a��g�5�	m�З
t��{�����$����@����\����\�	������� ��0��@`���������zؿ����8�PN`�������)�-�p��q�V`r��D��Z�)�q��y�r
z�rD�zq�0z��Hz��`z��xz%��z R��z@��z�*os";8s�@`s���s��z�.�s	���s�z(t�z�t��t�z0u�z�u������� �}~!~ �`?~H�a]~p�b{~��c�~��d�~��e�~�f�~8�gu�`�h����i����j���k@�`�l����m����n @oh�p��q��0>��1T�2j(�3�A�4�Z�5�s�6���7����8����9��:4�K�;e�|�<����=����>!8?Ri@��A����������
��4����|@|j�h|���|���|s׀}t��*8NXx+��,��-�.(}�/�(��@�@>�\�
m���	��P}r��Bx�!�@��>����[��ĊՊ���8 
����@3�I�V�o�}�������	@�͋ ��@x�K�9 �@`�� ��	�
J�]� `�@v��� ��@����ό��	 �@��� �@��Ѓ
 �@��� �@'� � �@=�H�
 �@S�g����� �@��Ǎ �@ۍ� �@�� �@3�K� �@_�w� �@��o�
������ώ�p����`�@*�=� `�@Y�l� ��@������ɏ��� ���� ����& �@����" �@�8�( �@`�8�$ �@����' �@����# �@�(�) �@P�8�% �@x���*  �@����  �@���+ �@@��  �@h���, �@����! �@j�_�~�g�o�v�j�_�~�g������0�/�P�%���,������3�H�<���׍؆H��S�H������[�������׍��P�/���[��� �������׍P����/���[��� ��0�y�h��������������0����� �� �@�������B��@o���E��@����F���	N�	f�x�������@��̒��@ޒ�	��@��
��@*�@��@L�a���@S�	 �@��� �@����&��@q#�(��@��,��@���-`�@B��e�������	p!�'�-�3�9? Y�b�kv���2��2���/�&� '2��1�QP�	����_
3�H@;8��A��9��B�0'2P��1��ؕx�����`A����`AЖ�	`A��
�
�A�� �@A�	�
A�	 AV�D	 A)	@	 AX	p A����7`
A�'�6`
A7�S�3�Ak���4`
Aq	�	,��@���" A�����A_��	 �A���	!�A���	/�A)�G�-�A�	#�( A�	��) Aٗ
&@A����9`
A��'�8`
A�2
B��e�������	�2���2���2��2���2��2���2��"�"�9�A�R�Z�k�s��������� ����@����������������e�j�q�v�}���������������  
)
@=
F
��
����"�)�.�5�:�A�F� M�R�@Y�^��׍���O�[�6���Ҙ��/�� ���׍h���/�&� [�z�����׍h�����[�z�'2P��Q��	8�@�A�p�9�H�B�x�'2P��1����x�����A���A�� A����`!A���
?�\�u������������0�I�b�	��
�A
)
�A�����������-��H���
�`
cbI�5
=
M
U
f
m
L�
 �
�
@��=��
�
�
�
��
�
�
�
�
 @�
! (H/p6?M\ mz@�������������	( X@*��b;�i�i��O�O�LSZZ ��@ee��Q��	�����(M *A��� *A��M *A
pN (A 8N)A3X�	����
G4a`&A[D	`&AlD	`&A~�a�%A��a`&A��a`&A�2��2,��29����������2�2@@ �Q�c�_���H����a�a�aЩb�sE d"N8]1N`]:d�]Dd�]�_ �3�H8����X"�[���k�
?r�?zh+?�?D�
?�p?yM�*?�?X�?�BP??�?��)?0(?R�?a�?, .?>-?�0?Ih?f� ?x?��?�x?�7?�8�?���?�x �?
!8?`!�?'�!�?8"�?I�"�?fH#�?��#�?�P$�?��$�?���?���?
�$�?P%�?2�%�??�%;?S(&:?g�&	?��&,?�`'?��'?��(!?���?��?�?-) ?;�) ?N * ?]+ ?q@+ ?��+ ?�+, ?�X, ?MIx�<vI���#bIuT��I��bI��I�.O�I`\�I.O�I��.A�I`]�I.A�I��J�(J�����,p0�@FA�,�,0�_A݌R��bA�W��`A�SuT�@`A�K�K�GA-#-�`GA+--M. VA(�BS�`^A_SoS�[A���6�JA5-�6���JAJ-U-��FAdU{���YA`-p-�@HAyMb<YAC<�-�VA�-�01�EA�-�-�SAv��-��EAfK�-�CA��8O� LA�8O� LA;*�0.1�-�-@1..5.E.x1�-S.o.�.�1.2	�.�2	��2	�Q3	�.@3�.�3	�Q�3�.�Q4�.?�.4?	:p4P�.�4�.`5 �U�5n6�Q�Q6
�.86~�.�6����6��.(7��.�7����U��XV��V�`W�W^��W ��0X@�.�7��.(8/�8A?8YY�pYV�8/�8 Q�09@Lh9����9�9D�Z:��	 ��:; M���U�"L`[I�/8;VC�]�LC0^9Ch;BC�;���_ ��?x<�>/�<-/0=C/�=M/�=�CP>W/�> `/X?@g/�?���n/A�Q�/O	�/�?�/ @�/X@�/�@�/�@��A `/�/@g/�/��Yb	�YXw���A�QmU�.�.mU	���B� C�QPC
n�C�Q0��.�C~�.�C��.D�-0@D��.xD����D��.�D��H8EZS�ZS8E�?WBSgChE�K�E�.60�Q60�.�.�E�W0��Q0��W�Q�W	�_�FP�_���{��Y���	�.ؕ��GMI�Z<vI�I�#bIL��I��bI��HpG���  pA��pG�  pA�pG�  pA�;�G��nA<�G�nA�KH��mA���H�@mA_S�H��lA(�(I��lA���I��kA��I��kA݌PJ��jA�9�JI@jAJ�K.�iA��KiAyML<�gA�@L�Y�L��L�YI�L��M���K�XMO��KA��N���JY�`N�.PJ�I���N���I�Q(In�Hn�H�QH�BO��B�G��/0OȦxO�M�O�/P1C�G�LXP?N�P�Q?�QpGMIx�<?vI���#bIXT�?�I�TbI�?�I�.O�I`\�I.O�I��.A�I`]�I.A�I��J�(J��Q�݌R��`�A�W�@�A�SuT���A�KU�`yA-8U��yA�Q-M.��A(��U�`�A_SoS�@�A���H�
 |AJ-�U�yAv��U��AdU{����A`-p-�`zAyMb<�A<(V
 �AfKqK`�A�QXV0@�A�-�V1�A�QW��A��8O�# ��A�8O�" A�PW	�.�W	�.�W�QxX	�U�X�.HY�.�Y :`Z��.�Z	�Q�Z�.n6�Q�Q6
�.86~�.�6����6��.(7��.�7��.@[�-0�[��H�[���0\��h\���\�\ �R0X@�Q]�R`]R�]A?�]$R^:RFR/aR ~R`^@�R�^�^H��R�	)� _`_�0M��_"��_�RD>��R`�2�R�RS`LSI6S�`��?S�`�GS�` �SSa@^SXasS�a�S8b@�S�b@���c �S�c`�D�(d���SXd�S�d@��0\��h\���\�\ �R0X@�Q]�R`]R�]A?�]$R^:RFR/aR ~R`^@�R�^�^H��R�	)� _`_�0M��_"��_�RD>��R`�2�R�RS`LSI6S�`��?S�`�GS�` �SSa@^SXasS�a�S8b@�S�b@���c �S�c`�D�(d���SXd�S�d@��e@H/ f-/�fC/(gM/�g�C(hW/�h `/i@	g/hi����iA��iO	�-j.�jE.0k�-hk;*l	.@l�S�l�/�l�S�Sm�SXm�/Xm�S�S�m
T�m�/�m
T��0n �B�n@`/�n�B@�B�n�g/�n�B���n	�YXw��o�.`p	�Q`p�.���p�pq.r	�Q�r
n�r�Q�. s~�.ps��.�s�-0t��.`t����t��.u��H�uZS�ZS�u�?W�ugCHv�K�v�.T�QT�.�.�v�.�w�W0��Q0��W�.�x	�_y.Tpy :THz@��X{�.�{Y�X|	��
���vq�A�.�s���s��t]�8�p�`�����������؅ �Arvq��$�‰͉ԉ߉����� ,��j�?���`�AW��`�Am�����Ap��` �A���`��A���`  �Aؖ�`!��A���`" �A��`#��A8���$ �A`���* �Aؗ��+��A���, �A ���. �AH���/��AЬp�4��A�p�7�A����5@�A�(�6@�A#���9��A.�Й���AH�Й���Af�����A�8����A��h����A��h����A�������A�������Aԭؚ���A�ؚ���A������A ������A'�@����AA�@����A_�`����A��`����A��Л���A��Л���A(�Л���AP�Л���A��Л���A��Л���A؜Л���A�Л���Az������A��ˮ���A�0����A�`����A"�9����AT������An������A�������Aկ�����A�����A�����A)�8����AE�\����Ay�p����A�������Aǰ����A�������A������A.�P����AK�x����Ah����|���� �A�����A��H����Aı����Aޱ����A��`���A������A,���@�AF�p����A`�Т��Av�0��@�A��ȣ�@�A��X��@�A²���@�A߲��� �A��������@��CC��JJ����@�������CC��JJ����@����� ��_&���`$$--88"N"N1N1N?N?NNNNN+d)�
d5��2C��2N��2Y�@d��o�|�����������  ij@ѳֳ���o	�t	!�y	2�~	C��	T��	e� v�{�@�����Md��pd���dئ�ʹ�� �9��1u���2:�4�9�8�����2�/:�B�M�V�!b�j�u�~�$��������(���	�
��C
ŵ �	̵@o
ص�]���
�n����
�F� �@�#���9�9x9�c�9�9::�9� �9.��9I��cd�:��'��d	��dZ��dm�R�b�0� 	M`���B�d��^ee	�Q�d	�����AθX�# �A���$��A��0�% �A����#�#�(�(�1�1�6�6� ;�;�@@�@������#�#�1�1�6�6�;�;� I�I�Q�Q�Y�Y��.*;	݌���`B�,t�0B��S�`B��X���
B�,���@
BS<ؼ�B�S�s�@BbI�������`B�ZX�BJ�-M.`
B�;X��`B�:���Bǹ��Q�B�K˹��BJ-��@B���B�8O��  �A(�BS���A_S�
��Av����`�A:0���A(Jp�^���I�bI��<���
 �A��о��A��8O�� @�AvI��@��I@�W����-��1`�AfKh���AdU�����AyM����AMI� <���IP��Yb	����.��	�������-h�E.�;*8��.���Qо�B����B`���.����S����������B8�!�Bh�A�B��B4N��C�Q0�.��n
0��.H~�.(���.��-0p���.���������.���H`��?WBSgC���K��AK���.$�	���U���XV����V��`W�B���^��X� �Q`���R���R���A?x��7����wC��/P�� Q����@Y���D��H�Z��	a�0�X��0M�p�U��"L���I�/���x������0��ں�����_� ��?0�����U���XV����V��`W�B���^��X� �Q`���R���R���A?x��7����wC��/P�� Q����@Y���D��H�Z��	a�0�X��0M�p�U��"L���I�/���x������0��ں�����_� ��?0��6����@H�Q�
�_�����.˹	 ���%��+����C���/0��Cx��C��:���1CX�ȦP��/���/������ C�P�@K�����-MO��T�A��ZXl��z����Q��	�W�
��ؼ�����.��nX�
�.��~�.���.h��������.�����S�SP��.t������.x�Y� ��}3E��E���������������	 �p�y`��N���ra`���������J�P�������h���'�����8���A6�=�R���&`�H�k�t�����
$�����������
$������(�
$����P�!���(���/��<�`�H���W��^�8�e�`�	y���� ���H���p�����������������	���
"�0�
1�;�T�^�w���������������������!���(���	/���
6�0��HP�
L���\��=������1�;�T�^�w���������������������!���(���	/���
6�0��HP�
L���\��P�(�b�h�k���t�p������H�������p�
������h��� �������@�����������-���<��	I�V�
q�P�{����� �
����������h��� �������@�����������-���<��	I�V�
q�P�{����� �
���4#�.������#�.��� ���p����������`�#�.���� ���p�����������
#�.��� ���p����������0�#�.X��� ���p������������#�.��� ���p��������
�8�#�.���� ���p����������#�.'��� ���p��������=��	 fE�W�`�k���s��~�����(�	��X������������
!BI���.����� �-�P�
!BI���.����� �A�x�(P���W��&a��l�0�{�`�Y��|�������������A����� 6�]Y��|������!|����A���g�Y�"Y��|����������	���#+����������p�$+���������&������������'���.�	%+��������;�xF��Q��^�k�0y�X������	��
��H&*�������������('*����������X()���������)+(�-�H�M�k�p��������**�� ��H++���������
�%�*�F�K�c��,+v��q��y����8-*����������@��A@cBB�
�
�bBC0I�bBDbE��F��GyM�v&�@Y�r��������
	�	3	�Hx�����(�O	m	��	X��	�	�����	�	�
e2
�V
�	�

�

�.�	

/
9
S
`
}
�
�
�
�.(
	�B*�D�ax�B �!Hp"��#��`�B$���Be��@��A� �BB�
�
`�BC0I`�BDbE��F��G��H PI���BJ����BK  H @�BL�
�Bgp `�Bl3O �Bmkz`B}���~B~��`~B&�@Y�� � �� !�r�����@!x!�����%<�Sp&��'yM�v����
	�	3	�Hx�����(�O	m	��	�����!�!�"("�P"�}B�p"�"@}B��	�	�����	�	�5C�Qa��"�"�#8#�`#�#��#�#��# $�q�����P$x$��$�$����|B���+B�Yp������ |B�%0%����{B�X%{B�+8`zB�Ec�yB���`xB�	���wB����vB�Xq�%�uB�	��uB��%`tB� �%`tB�5&`tB�J]p������.�	@&h&��,�.�	��6rvAQ�&l�&0'P'p'�' �.�?	��@�.�	��'�(�`(��(�h)��) �@�.�	*C�)T*i8*}h* �.�=	���������� .@?O��.��	_�*o�*� +��+��+��.��	�.��	����
/= �.�<	Q�+_ ,lH,{��.�	���U�9�U�9�.p,	��3;��A;�\P;�.�	�0G_w��.�	�������.�,	[�%3O�,c�,�.-	wX-�.�	���.�	g)���-���.�	g)�����e
E�.1	Ld�.�	V
�	�

2
��.|	E����.�	�-.�.�	�=H.+C�>>��.�	���.�	
e2
�V
�	�

�

�.�	��5/
9
S
`
}
�
�
�
�.(
	Hp.V�.J�f��.��	��.�/�H/�.�	
U
U0�0������U�UVVVV ��@�.�	�����-?Zq� �.�?	��B*�@D�!080��BO0`0��Bq0�0@�B�0�@�Bax�B �A!H8A"��#��@�B$Sp&��'`A�A��B*�0�0+��@��A�A�BB�
�A@�BC0I@�BDb��BE�� �BF��G��H PI����BJ���BK  H ��BL�0�0@�BM�0B�BR11T��`�Be�
�Bg)18B��Bh
61�B��Bi
C�Bl3F1��BmyM�vkz�B}��@�B~���B&�@Y�� � �� !�r������B�@!x!�����%<�a1{1�8C`C �B��1�1��1�1�����
	�	3	�Hx�����(�O	m	��	�����!�!�"("�P"��B�p"�" �B��	�	�����	�	�5C�Qa��"�"�#8#�`#�#��#�#��# $�q�����P$x$��$�$�����B���+B�Yp��������B�%�C@�B��1�C�B����B�X%`�B�E�1��B�����B�	����B����B�Xq�%��B�	����B�	2!2��B�	�CD`�B�	0DXD`�B�	�D�D@�B�	�DE@�B�	@EpE �B�	�E�E �B�	F0F�B�	`F�F�B�	�%�B� �%�B�5&�B�<2�F�B�Q2j2`�B�	�2�2��B�	�FG�B�	�2�2`�B��2�2�Be	�2 G`�B�	�23�	3)3�	E3Y3�	u3�3�	Q2j2��B�
�2�2��B�
�FG�B�
HGhG��B�
0@�3C@�3p@�3�.�	�3�G�3�3�3�G�.�	2
�V
�	�

�

�.�	2
�V
�	�

�

4�G	44�	"40H74XHI4[4>��H	44�	"40H74XHI4[4>��H	4��	Jm4p�4��4��4�4�4�4�4 �.�?	55�Jm4p�4��4��4�4)5�4�4 �.�?	55�F5Q5\5h5t5�5�5�H�5�5�5�5 �5�5@6(6��.��	P�D674O6ia6u6�6�6�6�6�6 �6�6@77��.��	P�D674O6ia6u6�6)747N7Y7 s7~7@�7�7��.��	)747N7Y7s7~7�7�7�6�6�6�6 �6�6@77��.��	�7�H�nI�7HI�7�788*898 N8]8@pI�I��.��	@&�I��,q8J�8�8�8�8 �8�8@�8@J��.��	��6rvAQ�&l�&0'pJp'�' ��8@�89��.��	��J��J�0K��K�0L�XL �.�?	*C�)T*i8*}�L �.�=	�9�"9�,9���� .@?O��.��	��L�M69HMN9xM j9�M@�.�|	Q�+_�Ml�9{�9�.�	�N�U�9�U�9�9(N�9:&:D: �.�?	b:|:�:�:�.�	�:�:�:;�.�	��.;��<;�\K;^;l;z;�;�;�; �.�?	�0G_w��.�	�������.�	[�%3OPN�.�	�N�N�NO�.�	�;PO�;xO�.�	wX-���.�	g)���O���;�;�.�	g)�����e
E�;�; �.�?	L<�.�	V
�	�

2
��

#<.<�.�	�b9<�b�c�bB<�bK<cT<?c]<_cf<co<x<�<�<�<	E����.�	Hp.V�.J�f��.��	�<�O�<�<�.�		�<�<===+=�.�	�-.�.�	�=H.+C�>>��.�	��9=I=Y=p=�.�	�=�=�=�=�=�=�.�	�=�=�=>�.�	>!>	�.�		
e2
�V
�	�

�

3>P />hP@�.�	
e2
�V
�	�

�

�.�	��B>/
9
S
`
}
�
�
�
�.�	_��P^>y>�>�>�.�	��.�/�H/�>�P�.�	
U
U0�0������U�UVVVV ��@�.�	�>@Q�>�Q�.�	�>�Q?�Q!?R;?@R�.�	W?hRh?�Rz?�?�?�?�.�	�?�R�?�?@�R)@�R<@K@i@ S x@�@@�.�	�HS��S��S�S?Tq@T �.�?	��B*�@D�ax��B �A!H8A"��#�� �B$Sp&��'��@��A�`�BB�
8W��BC0I��BDb`WE��WF��G��H PI����BJ���BK  H ��BL��@�Be�
��Bgp @�Bl3O�BmyM�vkz@�B}����B~��`�B&�@Y�� � �� !�r�����@!x!�����%<�����
	�	3	�Hx�����(�O	m	��	�����!�!�"("�P"��B�p"�"@�B��	�	�����	�	�5C�Qa��"�"�#8#�`#�#��#�#��# $�q�����P$x$��$�$�����B���+B�Yp�����T���B�	�WX�B��� �B��T@X��B��T�1 �B�����B�����B�����B�Xq�%��B�	�T�T@�B��%��B�2!2��B��ThX`�B��T�T �B�	Jm4U�4p�4��4��4�4�4 �.�?	�7�788*898 N8]8@�.�x	�8�8�8�8 �8�8@�.�p	��6rvAQ�&l�&0'�Xp'�X U0U@�8FU��.��	��J��J�0K��K�0L�XL �.�?	*C�)T*i8*}�L �.�=	�9��"9��,9�����.��	`U�XtUYN9xM j9�M@�UHY��.��	�U�Y�.�	�U�Y�U�U�UN�U�Y
VV�9(N �.�?	;VSVkVZXZ�Z�Z�Z�.�	�V.;�V<;�VK;^;l;z;�;�;�; �V�V@�V�V��.��	�0G_w��.�	���V�V�V�VG�G�I�I��.�	�VWWWWWWW!W!W&W&W aa@.W.W��.��	�������.�	[�%3O�,c�,�.�	wX-���.�	g)���O���.�	g)�����e
E�.�	Ld�.�	V
�	�

2
�#<.<�.�	E����.�	Hp.V�.J�f��.��	�-.�.�	�=H.+C�>>��.�	���.�	
e2
�V
�	�

�

�.�	
e2
�V
�	�

�

�.�	��B>/
9
S
`
}
�
�
�
�.�	��.�/�H/�.�	
U
U0�0������U�UVVVV ��@�.�	�HS��S��S�S?Tq@T �.�?	@C*�@D�!080@CO0`0�Cq0�0C�0�@�Cax�C �A!H8A"��#��C$Sp&��'`A�A�C*�0�0+��@��A�A�CB�
�ACC0ICDb�CE��CF��G��H PI���CK  H @CL�0�0�CM�0B`CR11T���Ce�
`Cg'[C�ClB[F1`CmyM�vkz�
C}���C~���C�2�2��Be&�@Y�� � �� !�r���� C�@!x!�����%<�a1{1�8C`C�C��1�1��1�1�����
	�	3	�Hx�����(�O	m	��	�����!�!�"("�P"C��	�	�����	�	�5C�Qa��"�"�#8#�`#�#��#�#��# $�q�����P$x$��$�$����C���+B�Yp�����2 G�B�3)3�E3Y3�u3�3����C�	][`]�C��1�C C����C��T@X C�v[�]�C��T�1`C����C���C��� C�Xq�% C��T�T�C�2!2C��ThX@	C��T�T�	C�	0@�3C@�3p@�3�.�	�3�G�3�3�3�G�.�	�7�788*898 N8]8@�.�x	�8�8�8�8 �8�8@�.�p	��6rvAQ�&l�&�[�[�[�[ \ \��.��	��J��J�0K��K�0L�XL �.�?	*C�)T*i8*}�L �.�=	�9�"9�,9���.�	`U>\tUYN9xM j9�M@�UHY��.��	�U�]S\�]�.�	�U�Y�U�U�U�Y
VV�.�	_\h\r\{\ �\�\@�\�\��.��	�:�:kVZXZ�Z�Z�Z�\8^�.�	�\.;�\<;�\K;^;l;z;�;�;�; �V�V@�V�V��.��	�0G_w��.�	�V�V�V�VG�G�I�I��.�	�VWWWWWWW!W!W&W&W aa@.W.W��.��	[�%3V�\�.�	�N�N�NO]h^']�^�.�	�;PO�;xO�.�	wX-���.�	g)���O���;�;�.�	g)�����e
E�;�; �.�?	4]<�.�	V
�	�

2
��

#<.<�.�	E����.�	Hp.V�.K]�^J�f��.��	�<�O�<�<�.�		�<�<===+=�.�	�-.�.�	�=H.+C�>>��.�	�=�=�=�=�=�=�.�	�=�=�=>>!>�.�	
e2
�V
�	�

�

3>P />hP@�.�	
e2
�V
�	�

�

�.�	��B>/
9
S
`
}
�
�
�
�.�	_��P^>y>�>�>�.�	��.�/�H/�>�P�.�	
U
U0�0������U�UVVVV ��@�.�	�>@Q�>�Q�.�	�>�Q?�Q!?R;?@R�.�	W?hRh?�Rz?�?�?�?�.�	�?�R�?�?@�R)@�R<@K@i@ S x@�@@�.�	�HS��S��S�S?Tq@T �.�?	Pf�CC*�@D�!080�BCO0`0 BCq0�0�AC'_�fACax@C �A!H8A";_�f#���?C$Sp&��'`A�A?C*��@��A�A@>CBD_�A�=CC0I�<CDbpgE��� <CF��G���;CK  H L�0�0@;CM__�g�:CR11T�� :Ce)1(h�8Ch61�h�8CiC�7ClyM�vkz 7C}���6C~�� 6C&�@Y�� � �� !����5C�����%<�a1{1�8C`C`5C��1�1��1�1�����
	�	3	�Hx�����(�O	m	��	�����!�!�"("��h i5C��	�	�����	�	���`4C���+B�Yp�������3C�t_@i3C��1�C�2C��iX%@2C��T�1�1C����0C��� 0C���@/C�Xq�%@.C��_�T�-C�2!2 -C��i�i�,C��T�_`+C�	�_�_�*Cb�_�_�_�_�_``/`?`P` a`s`@�.�g	�VWWWWWWW!W!W&W&W aa@.W.W��.��	�V�`�V�`G��`I��`�.�	�7�788*898 N8]8@�.�x	���8���8 (<�8@�.�p	��6rvAQ�&l�&�`�`�`�` a9��.��	��J��J�0K��K�0L�XL �.�?	*C�)T*i8*u6�L �.�=	�9�"9�,9���.�	'a0aDa�iN9xM j9�M@Sa0j��.��	]a�jS\�j�.�	_\la�\ua@�.�P	�:�:�ak�aHk�axk�a�k�.�	��.;��<;�\K;�V�a@�.�G	�0G_w��.�	[��a�A�k�.�	bl"b(l�.�	�;PO�;xO�.�	wX-��8bHlQbpl�.�	g)���O�.�	g)���e
�.�	V
�	�

2
��

#<.<jbxb 2��b@�.�	�b�b�b�b�b�b�bcc(c<cHc\chc|c�c�c�c�c�c	�c�c
d$dHp.V�.J�f��.��	���l���l:d�l�/Ad�.�	�<�<==�.�	�=H.+C�>>��.�	Udgd~d�d�d�d�d�d�.�	Xq�d2
	eV
e�
,e�
;e�.�	2�Me2
�V
�	�

�

�.�	2�^e2
veV
�e�
�e�
�e�.�	_��P^>y>�>�>�.�	�m�K0m�eXm�.�	
U
U0�0������U�UVVVV ��@�.�	0@�3�e�3�e�e�.�	�>�Q?�Q!?R;?@R�.�	z?�?�?�?�.�	�?�R�?�?@�R)@�R<@K@i@ S x@�@@�.�	n��e}�f�Q5f	�T� dC����C�cC�Ђ�C`cC����bC��X%�aC��T�1`aC��� `C�
�m�`_C����^C�0��%`]C�	n��\C�X�x��[C�	�����[C�	؃���[C�	�8��[C�	�CD`ZC�	0DXD@YC�	�D�D WC��DE WC�@EpEUC��E�EUC�X����QC�n0n�QC�Lncn�PC�	zn�n�OC�	2!2`NC�	Q2j2�LC��2�2�LC��FG�JC��2�2@JC��n�n�LC��n�n�IC��no#o.o�.�	2
�V
�	�

�

�.�	2
�V
�	�

�

�.��	A�@oH�QoO�bo V�so0�o�o@�o�oP�o�o`�o�op�o�o�	"40H74XHI4[4�\pp&p	A�@oH�QoO�bo V�so0�o�o@�o�oP�o�o`�o�op�o�o�	=p�HSpIhpHI�p�7�p8�p98 �p]8@���I��.��	�p�p�p�pqq,q8q7~DqOq^q ؄��@mq�q��.��	�p�p�p�pqq,q8q7~DqOq^q �q�q@�q�q��.��	r�.r@�Jrh�gr��!�r��"�r�$�r�A�r0�B�rX�Ds���*s���FsІ�cs��~s ��sH��sp�)�s��*�s��,t�I&t�JBt8�L_t`��zt����t����t؈��t���	�t�@�h��������t@�!h���"���$�8�(uh�A����B��D@�`�H0u��������8��h�����.��	Ku����8�`�����fu�!�0�"`���$��؏(�u�A0�X�B����D��H�u0��X������ؑ��(���.��	r47rrY7�r~7s�7ns�6�s�6 t�6@jt7��.��	r47rrY7�r~7s�7ns�6�s�6 t�6@jt7��.��	�u�u�u�u�uvv+v>vX��4�4 �.�?	Nv���Xv��	 �@&H��Ibv,p��������.��	7~6lvA��&8��&`�pJ���' U�8@|v9��.��	�v���v��vh��vȕ�v(��vh� �.�?	t5*P��)74*i8*u6�L �.�=	�v�va�vwd)w?w�Uwlw��w�w��w�w��w�w�x!x�7xMx�cxzx��x�LȖ� �x�M@�.�d	��+@��M�x�9�x�9�.�	�xN�x�9y�94y(NIy:dyD: �.�?	b:p��:���.�	�:�:�:;�.�	�V.;�V<;�VK;^;l;z;�;�;�; �.�?	y�y��C	�y�y�y�y��C	�y���Cq0�0`�Cz��ax`�C �A!H8A"z-z�C#����C$Sp&��'Iz@�@�C*�0�0+��@���CAp��@�CB���
Cazqz`CE�z�z�~CF��G��~CK�0B�}CR�� }Ce�z
�|Cg�z�z�{Ch	�z�z�{Ci	Ș�zCl�zF1�zCmyM�vkz�yC}�� yC~�z��xC{#{ xCe&�@Y�� � �� !�r4{��N{�wC�@!x!�����%<�a1{1�i{`CwC��1�1��1�1�����
	�	3	�Hx�����(�O	m	��	�����!�!�"("��{�vC��	�	�����	�	�5C�Qa�#�� �H��x����qЙ��{�{��(�����uC��{�{�||�%|5|�J|Z|��2o|@uC�~|�|�tC)�|�|0�|�|`tCl}(}�X�x������.�	�.��.[}D}S}�.�	�2b}��~}��.�	�}�}�}�}�}�}�}�}�}~�.�	[��V~�A���.�	/~țB~�3~P�F~���.�	�;М�;��T~ ��.�	�3H��3���3��.�	wd~� �y~�~�.�	g)��P����z�~�.�	g)�����e�~E�~�z�~@�.�_	4]�.�	V
�	�
��2
��

#<.<* �.�?	=Jcp�������� !�.�@G�T���.��	���.�	Hp.V�J����.��	�<P��<p��.�		�=H.+C�>>��.�	m���u���}�П������ ��@�@�.�w	m���u���ڀ���h����� ����@�.�w	��
����(��.�	B�H�J����.�	Z����.�	�m���>X��.�
	r���}���.�	
U
U0�0������U�UVVVV ��@�.�	���Q�� ���R��X��.�	ÁЁ����������.�	�? ��?H�@h����)@�<@� i@(�@*�X���.��	=���G�ȥQ��[��e�@�t�p� ����@��Ц��.��	T�ȵ�m�� �C���`�`�C��x�������	���O	8����0����(���������Ȼ���(��ק������{h�`�C������!о���C���ȿ�� H��� ���� ��Cd����Cp*����Cq=���CrQ��C`g���Ca}���C$~|P��C)������CR�� � �CYX��� �CZ�����CEɨ����C%S��&�8�'�h�+���,�`�CA�(�G���v
1A�`�Cx���CKW�H�5m�p��C7������������X��ũ�������C��H���p���C�������C�H�����C�q0p��C�����C�
�� �CC#�2�B�Q�a�p������Q��	����Ӫش�R���Q��	����h�������*� �:�P�V���l�H������(���p� ����@ի���h��������6>@��Q�	��.�4�B�J�T�p��j���@��� ��0���h���������ެ��@�������4���H���]��@q�8�}���������������.ԭ����K��(�`�������@�� .�H�:�x�J���T�i�~��������V���@ծ0� �X������
���v���Q�ծ`��/���@A��� S��_�`�k���y����@���p�������ɯ������!�=�X�B���G���=���B��G�H�T�x��m��� �C�@!���1(��������	P��O	������������	x�������(��Ȼ�p������h��������{���C��8���!x���`�C�@�x��CL���Cq0p�`�C�����Cg�P�z�8��C� @��� ���8C����C���`�C������H�p�����`�CdH�p�@�Cm���� �CbQ� �C`g�� �Ca��@�Cc� �@~|P��C)��X���CR�� ��CYX����CZ������CE�:�� �C%���CA�G�v��� �CKW�H�5ư��CF������B�`�C��8���C��p���C�������C������Cp*�����Cq=����Cr�����ݰ����Q�?:�P�V���l�H������(���p� ����@ի���h����������4���������@+�>�@X�i� *���������ױ���-�?�Q�^�k�x�����������.�4�B�J�̲���KT��j�@�� ��������ެq�}������������@� �0�=�M�Z�`���@� .�:�J�T�~����V�@ծ ����
�c�r���ծ���/�(�@A�P� S�x�_���k���y�ҳ�������	�8����2���H�@�Y�x��_���@e��� k� �q�X�x��������������C@��0@�3����h�������ô���մ �@�P� ����x���� ���.���
� �?�@�M���^�j���p�������ɯ���=�B�G�@�Cg��@D�L��`�Cq0�0��C���@�Cax@�C �A!H8A��C"��`�C$Sp&��'~|���C)`A�A`�C*��@��A�A��CB���A��CC0I �CDbE�����CF�� �CG����CK  H L�0�0@�CM�0B��CR11T%���Ca@�H� �Cb[�x���Cc��`�Ce�q��Cg)1����Ch61����Ci�����Cl�����Cm����CuyM�v�_���Cb&�@Y�� � �� !�r���P�`�C�����%<�a1{1�8C`C�C��1�1��1���%���C�����
	�	3	�Hx�����(�O	m	��	�����!�!�B����P"@�C��	�	�����	�	�����C���+B�Yp�����]��o�����0G_w��.�	[��A��.�	���0�.�	��`����.�	�;PO�;xO�.�	�_���_��_�`�?`�� a`
�@�.�w	��/�A�N���`��x������� ��@�.�	��
�8X!�x>����S�( �.�?	V
�	�

2
��

#<.<j�w� 2��b@�.�	��������������� �9�B� [�d�@}������P��p�����������.�
	Hp.V�.J�f��.��	j���.�	P�D6����74O6��/�� C�Z�@�.�w	x������������� �.�3	���	�(�X�.�	�<�<==�.�	�=H.+C�>>��.�	,��9���.�	F�gdS��d_��dl��d�.�	Ax�2
	eV
e�
,e�
;e�.�	����2
�V
�	�

�

�.�	����2
�V
�	�

�

�.�	_��P^>y>�>�>�.�	�.���.�D}��.�	��.���
��.�	�0/��.�	
U
U0�0������U�UVVVV ��@�.�	I�U��f�o����.�	�>�Q��X!?R����.�	�?�R�?�?@�R)@�R<@K@ i@ S@�.�	n��}���.�	� �C��P@Dq0�D�@DxD
,���C<�`�CR��C
����C}��C$ɨ����C%S��&�8�'~|8`�C)�h�+���,W��5m�@�C7i��CA����CC0�CD����CE�(���CG��@�CK��X�CR�� ��CYX����CZ��_���v
1A��Cx��@�C � ��� 8�T���m��`�C���p�����ũ ����C��	`�����C��(@�C��X����C�� ��C�������C�`�� �C�����C����C����"�	����x�����H�O	���P��!����P��{ ��C�@!h!�Ȼ�!����!���>�S�! �C�d�"��"���ȿ�#X#��#�#���`�C�ק$�Q��`�C`�@$`�Cd��$`�Cp*��$`�Cq=�8%`�Cr��%�&��&�L'��' (0h(�( �(`/0)>x)H�)R�)\ *fX*p�*{�*�+�8+	�x+��+
��+� ,�X,��, ��,0�-@�8-P�p-`
�-p�-�.�*P.�8�.�F�.�R�.�\ /gP/r�/}�/��/�0�@0�p0��0	��0
�1�01�`1
��1	�1	�1	2 $	@20/	�/@:	p2pE	2�R	�2�]	�2�l	3�x	03��	`3��	�3�0@�	C@�	�	�3�	�3�	4�	@4
x4	
�4
�4 
 5@'
X5�ծ�5�/��5@A��5 S�@6_��6k��6y�7��p7���7�V���@ծ�7 � 8��H81

��8G��8��H9�����b}��9�A
�\
w
:�
X:�
�:�
;+�`; :��;V�@<l��<��<��= �
�=@�
�=�#3D� >Y`>a�>mt����	������>	=��>B�?G�@?x?=���B��G�H��.�q��?}�������6>@��Q�	@$@@T�p��j���@��x@ ��0���h��������@ެA�8A)XA3�AG�AT�AgB@s���T�?�`B@�.�	��B���B�������K��C#�2�B�Q�a�p������Q��	��

;
C
a
i
�
�
�
�C	�
�

�
�C�
�C�
�C
�
D$0D0XD <�D0H�D@T�DP`�D`l EpxHE��pE���E���E���E��F��8F�����`F�F�F�F)G4(G@PGKxGV�G	c�Gp�G{H�8H �`H0��H@��P��H`��Hp�I��(I��PI�
xI��I�&�I�1BSdu������ ���I�`J��J��J����Ӫش0R�JKPK�Q�K	��P�Dq0�KD���`D}�@D$ɨ�� D%S��&�8�'~|8�D)�h�+���,W��5m��D7i�@DA����DC0�DD����DE�(�@DG���DK��X�DR�� ��DYX����DZ��_���v
1A�`Dx� ��� 8�T���m���D���p�����ũ ����D��� D��(�D����D�� D����� D�`���D����"�	����x�����H�O	���P��!����P��{  D�@!h!�Ȼ�!����!���>���ȿ����D�ק$�Q���D`�@$�Dd��$�Dp*��$�Dq=�8%�Dr��K�\(Lm`L�ծ�5�/��5@A��5 S�@6_��6k��6y�7��p7���7�V���@ծ�7 � 8���L�
��8��H9�����b}��9�A
�\
w
:�
X:�
�:�
;+�`; :��;V��Ll�HM��<��= �
�M@�
�=�~(N�XN��N���N�� >�`>mt����������>=��>B�?G�@?x?=���B��G�H��.�q��?}�������6>@��Q�	@$@@T�p��j���@��x@ ��0���h��������@ެA�8A�XA��A�O�A8O@�T�?�`B@�.���B���B�������K��C#�2�B�Q�a�p������Q��	���I�`J��J��J����Ӫش0RpO�Q�K	1@�BRP D!R0P�5RCR D��.]R� 0D`�D �D�J�JJ�J�J�J`J@J J #J"J� J@$J`%J�&J�(J�'J@-J ,J+J�)J�/J`.J�1J�0J��D�D��D`�D@�D��D��D �D�D��D`�D@�D �D�D��D@�D �D�D�D��D��D`�D��D��D �D�D�D`�D@�D��D��D��D��D`�D@�D �D�D��D��D��D@�D �D�D��D`�D��D��D��D��D �D�D@�I`�I�J��I�D��D��D��D��D`�D@�D �D�D��D��D��D��D`�D@�D@�D �D@�D �D�D��D��D��D��D`�D`�D��D��D��D�D�D`E@E E�E�E�E�E`E@E EE�E�E�
E�E`E@
E 	EE�E�E�EE�E#E�!E� E�E�E`E@E E $E`&E@%E�1E�0E`/E@.E�'E�(E,E�*E�)E -E��I��I��I@�I�I��I��I@�I�I��I��I@�I�I��I��I@�I�I��I��I@�I�I��I��I@�I�I@JJ�
J�J@	JJ�J�J@J�I��I��I@�I�I��I��I@�I�I��I��I@�I�I��I��I@�I�I��I��I@�I�I��I��I@�I�I��I��I@�I�I�J�LE�KE`JE@IE HEGE�EE�DE�CE�BE`AE@@E ?E>E�<E�;E�:E�9E`8E@7E 6E5E�3E�2E`�E`�E@�E �E�E@�E �E�E��E��E��E��E`�E@�E �E F F�)F�(F�'F�EF�WF�VF`UF��F`�F@�F �F�F�F��F��F��F`�F@�F �F�F�F��F��F��F`�F@�F �F�F�F��F��F��F`F@~F }F��G`�G@�G �G�G�G �G�G�G��G��G��G�=I`NI@MI LI��G`�GGI�{H�zH�yH��G��I��I`�I �I�I��I`�I �I�I��I`�I �I�I��I`�I �I�I��I`�I �I�I��I`�I �I�I J�J�J`
J J�J�J`J �I�I��I`�I �I��I��I`�I �I��I��I`�I �I��I��I`�I �I��I��I`�I �I��I��I`�I �I��I��I`�I �I�I`J�D`0D��D��*
��9�9���o`��
N@.DPH&(
 	���o���o����o�o6���o�P,D�*�*�*++ +0+@+P+`+p+�+�+�+�+�+�+�+�+,, ,0,@,P,`,p,�,�,�,�,�,�,�,�,-- -0-@-P-`-p-�-�-�- 0D�!�2�K�(�(3R`wv�l�^�^�_ `�^�^�k�j�j e e@`8D�(�5���������(�5����������(h6����������(�6����������(`7����������(�(��������;*�(�(��������)�(�(��������))��������g)))���������7�7��������')�7�7��������8)8)��������S)8)8)���������7�7��������`)�7�7��������r�7�7��������t)t)���������)t)t)���������)�)���������)�)�)�������� 8 8���������) 8 8���������) 8 8��������H8H8���������)H8H8��������*H8H8��������**	��������7***	��������B*B*��������Z*B*B*��������d*d*��������}*d*d*���������*�*���������*�*�*���������*�*�*��������p8p8���������*p8p8��������0�p8p8���������*�*���������*�*�*���������*�*�*���������*�*��������	+�*�*��������++��������4+++��������A+A+��������_+A+A+��������o+�+���������@�+���+�\�+Jb�+���+�+�+�8���������+,�8��������',8,�8��������P,g,9��������},�,09���������,�,X9���������,�,���������@�+�\�+Jb�+���+
--�9��������5-K-�9��������a-v-�9���������-�-�9���������-�-���������@�+���+�\�+Jb�+���+�- :@:���������-.h:��������%.�:�:��������0.A.�:��������_.;(;��������n.P;x;���������.�;���������@�+���+�\�+Jb�+���+�.�.�;���������.�.�;���������.�.<��������//@<��������//?/h<��������Z/o/�<���������/�<���������@�+Jb�+���+�/�/�<���������/�/=���������/0���������@�+Jb�+���+&030@=��������I0\0h=��������p0�0���������@�+���+�\�+Jb�+���+�0�0�=���������0�0�=���������0�0�=���������01>��������$1410>��������L1a1`>���������@��9px�w�w�x�@�9px�w�w�xtB�Br�� ���Ђp�����0�0����BId�	��9`�9�Z���0���������p�`������� �#�?�	`�9p����0���������p�`�������h�s�Q	@�9`�9�����0���������p�`������� ���ז��64@
:�:���0���������p����������� �ߖ���*@O:�:���0���������p����������� ����]	��:`�9��@�0����������p�`������� ���]	��:`�9��@�0����������p�`������� ���5\	@�:`�9�8���0����������p�`������� �H�4\	@�:`�9�8���0����������p�`������� ��8�8GS	�p;`�9�I���0����������p�`������� ��8�8DS	�p;`�9�I���0����������p�`������� ��ף�O��;`�9x��0���������p�`���������p�p� �8����N��;`�9x��0���������p�`���������p�p� �`�
��M��;`�9x��0���������p�`���������p�p� ���(�5�L@�;`�9x��0���������p�`���������p�p� �����gO	@�;`�9X����0����������p�`������� �����JO	@�;`�9`����0����������p�`������� �0����l�`<`�9��0���������p�`���������p�p� �P�����k�`<`�9��0���������p�`���������p�p� �p�ɷ�j�`<`�9��0���������p�`���������p�p� ���ַ5�i`a<`�9��0���������p�`���������p�p� ����J	`g<`�9 ��0�0����������p�`������� ���	�hJ	`g<`�90��0�0����������p�`������� ����K	@�<`�9��P�0����������p�`������� ���K	@�<`�9�P�0����������p�`������� �';�X	`g=`�9���p�0����������p�`������� ���?O?X	`g=`�9���p�0����������p�`������� ���Sa�X	`g=`�9��p�0����������p�`������� ���EE�I$	��=`�9�T���0����������p�`������� ���"E0E�I$	��=`�9U���0����������p�`������� �����F$	�{>`�9���0����������p�`������� ��� @�O+@n�>�B��0���������p�0�������p�p� ��J�^�^W��>��>`�0����������P�@������� ��K�^�^V��>��>`�0����������P�@������� ��8K�^�^U��>��>`�0����������P�@������� ��`K�^_T��>��>`�0����������P�@������� ���K_�S��>��>`�0����������P�@������� ���K#_��R��>��>`�0����������P�@������� ���K2_�Q��>��>`�0����������P�@������� ��LA_5�P��>��>`�0����������P�@������� ���e�j�jX�!?��>`�0���������p�@������� ���`p�u�u\�4?��>`�0���������p�@������� ��p�uv[�4?��>`�0���������p�@������� ��pv!vZ�4?��>`�0���������p�@������� ��p.v=vY�4?��>`�0���������p�@������� ��{�}�}]%B?��>`�0����������p�@������� �`������_&M?��>`�0���������p�@������� �0������^&M?��>`�0���������p�@������� �0�Ȑ���`^?��>`�0���������p�@������� ���G�X�a
`?��>`�0���������p�@������� �p�����c�f?��>`�0���������p�@������� �����ɕb�f?��>`�0���������p�@������� �(�ħԧ� r?��>��0����������p�@�������p�p� ���P���� r?��>��0����������p�@�������p�p� ���x��� r?��>��0����������p�@�������p�p� �����!�1�~ r?��>��0����������p�@�������p�p� ���Ț@�P�} r?��>��0����������p�@�������p�p� ����_�n�| r?��>��0����������p�@�������p�p� ����|���{ r?��>��0����������p�@�������p�p� ���@����^z r?��>��0����������p�@�������p�p� ���h����^y r?��>��0����������p�@�������p�p� ��������^x r?��>��0����������p�@�������p�p� �����ƨ_w r?��>��0����������p�@�������p�p� ����ը�v r?��>��0����������p�@�������p�p� �������u r?��>��0����������p�@�������p�p� ���0���t r?��>��0����������p�@�������p�p� ���X��5�s r?��>��0����������p�@�������p�p� �����-�;��'��?��>��0���������p�@�������p�p� �����G�U��'��?��>��0���������p�@�������p�p� ���P�1�@��-�?��>��0���������p�@�������p�p� �p�M�\��-�?��>��0���������p�@�������p�p� ���i�x��-�?��>��0���������p�@�������p�p� ��������-�?��>��0���������p�@�������p�p� �н���u�-�?��>��0���������p�@�������p�p� ����v�-�?��>��0���������p�@�������p�p� ����!v�-�?��>��0���������p�@�������p�p� �0��=v�-�?��>��0���������p�@�������p�p� ��g��}�C��?��>��0����������p�@�������p�p� �P�� ��5@�?��>��0���������p�@�������p�p� � 8�-����5@�?��>��0���������p�@�������p�p� � X�<����5@�?��>��0���������p�@�������p�p� � ��a����@��>��0���������p�@�������p�p� ���;�X��
 @��>��0���������p�@�������p�p� � �b�s���@��>��0���������p�@�������p�p� �H�������@��>��0���������p�@�������p�p� �p���ɕ��@��>��0���������p�@�������p�p� �������`2@��>��0���������p�@�������p�p� ����y�����;@��>��0����������p�@�������p�p� ���������;@��>��0����������p�@�������p�p� ��(�������;@��>��0����������p�@�������p�p� ��P���ԧ��;@��>��0����������p�@�������p�p� ��x������;@��>��0����������p�@�������p�p� ���������;@��>��0����������p�@�������p�p� �����1���;@��>��0����������p�@�������p�p� �����P���;@��>��0����������p�@�������p�p� ���&�n���;@��>��0����������p�@�������p�p� ��8�5�����;@��>��0����������p�@�������p�p� ��X�D��^��;@��>��0����������p�@�������p�p� ��x�S��^��;@��>��0����������p�@�������p�p� ����b��^��;@��>��0����������p�@�������p�p� ����q�_��;@��>��0����������p�@�������p�p� ���������;@��>��0����������p�@�������p�p� ����������;@��>��0����������p�@�������p�p� ��������;@��>��0����������p�@�������p�p� ��8���5���;@��>��0����������p�@�������p�p� ��?�\�;��2�q@��>��0���������p�@�������p�p� ��j���U��2�q@��>��0���������p�@�������p�p� ����@��-`�@��>��0���������p�@�������p�p� ���\��-`�@��>��0���������p�@�������p�p� ��:�x��-`�@��>��0���������p�@�������p�p� �I�f����-`�@��>��0���������p�@�������p�p� �u����u�-`�@��>��0���������p�@�������p�p� �����v�-`�@��>��0���������p�@�������p�p� ���!v�-`�@��>��0���������p�@�������p�p� ����=v�-`�@��>��0���������p�@�������p�p� ���}�:��@��>��0����������p�@�������p�p� ��,I���4 �@��>��0���������p�@�������p�p� �pXu���4 �@��>��0���������p�@�������p�p� �p�������@��>��0���������p�@�������p�p� ��P`X��
@�@��>��0���������p�@�������p�p� �@�s��`�@��>��0���������p�@�������p�p� ��0����`�@��>��0���������p�@�������p�p� ��P�ɕ�`�@��>��0���������p�@�������p�p� ������� A��>��0���������p�@�������p�p� ��7F�"A��>��0���������p�@�������p�p� �`�Tc�"A��>��0���������p�@�������p�p� �`�q��"A��>��0���������p�@�������p�p� �`���"A��>��0���������p�@�������p�p� �`x6�6$�ME��>��0����������p�@�������p�p� ��(�6�6#�ME��>��0����������p�@�������p�p� ��P�6�6"�ME��>��0����������p�@�������p�p� ��x�6�6!�ME��>��0����������p�@�������p�p� ����6�6 �ME��>��0����������p�@�������p�p� ���	77�ME��>��0����������p�@�������p�p� ���&7���ME��>��0����������p�@�������p�p� ��47���ME��>��0����������p�@�������p�p� ��@B7���ME��>��0����������p�@�������p�p� ��hP7ԧ�ME��>��0����������p�@�������p�p� ���^7��ME��>��0����������p�@�������p�p� ���l7��ME��>��0����������p�@�������p�p� ���z71��ME��>��0����������p�@�������p�p� ���7P��ME��>��0����������p�@�������p�p� ��0�7n��ME��>��0����������p�@�������p�p� ��P�7���ME��>��0����������p�@�������p�p� ��p�7�^�ME��>��0����������p�@�������p�p� ����7�^�ME��>��0����������p�@�������p�p� ����7�^�ME��>��0����������p�@�������p�p� ����7_�ME��>��0����������p�@�������p�p� ����7��ME��>��0����������p�@�������p�p� ���7���ME��>��0����������p�@�������p�p� ��0�7��ME��>��0����������p�@�������p�p� ��P85�
�ME��>��0����������p�@�������p�p� ����
P_8y_p���	�_�4`�E�_P7`�E�_�9��E`���E`��~E*`��|E=`�{EP`�"`zEc`|`($@yE�`�$�wE�`�$1�vE���$(vE�`2tE	�) sE�``%3 qE�*@pE ah& oE4��&=�nE$8('>�mEFa�'5'�bEdap)6(�WE�a�VE�aP+�TE�a�+�a�+�a,�a8, �a`,b�,@�a�,�2?8�2L8�2Y8�.0:I*b�2Ab�X�(AK�f8!7b�8
ASM��*AF�`�#Db�XX����b8YH&b�YDA3b�YJA@bXZCPb�ZAcH[PATb�[Mh��A]�����\A��p��A[b�Scb�Skb�S sb0Tp{bhT��b�T�������b�T�b8U�b�U ����0����@�bhV��b�V���V@�(WP�b0���b�W@�b�WPc(X`�.*;I*b�2Ab��8(AK�f8!SM�8*AF��,#Db�8���8�AX�-�b�8HA&b�8DA3b�8JA@b�8CPb9Ac/9PATb�8M�8�A]�0-��;9A[b�Scb�Skb�S sb0Tp{bhT��b�T�������b�T�b8U�b�U ����0����@�bhV��b�V���V@�(WP�b0���b�W@�b�WPc(X`�2P-�2x-�2�-�2�-�9F9�9_9x9�-�9. ��@.��p.���.@�Q�9R��.3c/ �d�9@Nc /ic�9k��9���@/��x/���/@nc�/�Q 0R�P03c�0 �d�0@Nc�0ic1��@1��p1@nc�1�Q�1R��1Nc 2�9�9�9�9x9H2::�9: �9p2�9�2�c�2:�2�Q:	�:�H4:��_:�23�2P3�2�3@�3�.4:�14:'2K::d4Dd84"N`:1N~:�.�:�1�:'2�::dX4Ddx4"N�:1N�:�.;�1.;'2E;:d�4Dd�4"NZ;1Nx;���4 ��5�d�;Md05�d�;pdX5m��;��;Z��d	��d'��d���;�d�5@�Q�;	�B�5�d�5A�@6!e06	��X6ʤx¤
��4��^5e� c�k�@��0����Ie�	�<=��3��E��>��0���������p�@�������p�p� ���<B��Eo�P<E@�E���<F���<N�� =�MF<��E��>��0���������p�@�������p�p� �@=�Mc;��E��>��0���������p�@�������p�p� �`=�M�:��E��>��0���������p�@�������p�p� ��=�M�9��E��>��0���������p�@�������p�p� ��M
�3�=	�(>`�E�A`�E��C`�E @�E
�F��E[�M�ElhH �EG�H`�E~��E�PI��E��I�E�MN@�ENNN*N8NGN �8J�`J�2UN��J��J@lN ��J�K�2�N�(K�PK@�N �2�2�2�xK��K�2�N��K��K@�N �L�@L�2�N�hL��L@�N �O�0O�2GO�TO�kO@�O �:�_:�a�L�a�Lb@MsE�3:d�ODd�O"Nl;1N�;�_
3�H@;��7�;�&/`�E��>��0���������p�@�������p�p� �pC�`�U�%/`�E��>��0���������p�@�������p�p� �p��OB)�PC�pQ��E�j�jhR�j�S�e�SHf�S�� TA.kU��EWk�U
�E��q
@�E�r
`�E��p�E�kPV"@�Ea�W��E�k�k�W`�E�@XS��E��XT �E�kXY��E,�Z> �EN��Z? �Ep��[@ �E�f�\�El��_h`�E9��_j`�E��`i`�E��H`k`�E���`
��E���`��E֔a	@�E��b!@�E��xd`�E���dl�E�ke��Elhg��E��i�E1�0l�Eb�Po@�E��0q��ESlll*��E{l�l2��E�l�r�E�l�l6��E��sm@�E�g�s �E�n�v�n�v�n�v�n0w�2hw�2�w�l�w�l�w�l0x�.*;m�m�b�hxM�xZ��x@̼y�B�Hy|��y���y���y �.(z	b�XzM�z�.�z��z�m {�mX{@m�{`m�{�m|�m8|np|$n�|Dn�|dn} �nP}@�n�}�B��}���}e� ~��P~L�~�u��~@I��~S�N�0[�X!�� ,��u��@I��S�8�N�`�[���j��� c�؀b��M@��.��	b���M�b� �MP��23��2?��n���n���n��n��1K�8�\�A�v�'2��9���B���Z�H�̼x� ���B�Ѓ|���cb ���H���p��.��	»���Є��!�0�E`�Z���B����؅ Mѕ��@�.0�	R�`�0o��";؆ko�ۼH��o���o��]����o���o0�o�0� z�h��.���	���p׍0���p�&j�����(������ �����h�@������z�H��.���	׍�j�(�������� � ��������@��P����z���.(��	��`�pe�`�B׍����А&j����x����� ��8�����@��ؒ���QP�	v���Z��-pГ����'W��J�
�*�@�.* �E��>��0���������p�@�������p�p� �7�T�\�-* �E��>��0���������p�@�������p�p� �a�~�x�,* �E��>��0���������p�@�������p�p� �������+* �E��>��0���������p�@�������p�p� ���Җ�u** �E��>��0���������p�@�������p�p� �ߖ��v)* �E��>��0���������p�@�������p�p� �	�&�!v(* �E��>��0���������p�@�������p�p� �3�P�=v'* �E��>��0���������p�@�������p�p� �JvP���qvș@F��`F�v�	��E��v ��vh� �E�v��	w��EDw���uw���w����EHq���%�B�wx�Cx(�A��EQx`� �Exx ���E����E7����Ed����E��� �E�����E����EE����Er����E�xh��x���������E�����E+yЫ"Ay(�!�y`�#�y`�$�������E0����E�����E�����E����ED����E]�x�|������� ���X�������h�	��������m���
t�ؗ{�����
��,���H���d��������������И���a��g�!�	�����������H��x�����ȴ�z�)�(�p�`��V����ص���yH�
z��D�<�q�M���^���o�����%��� R���@����*o��";��@���H��(q�z(q�.x�	��ȷ�z���`� �z����и���zH��z������8�PN`�)����0���������8@F��>��0���������p�@�������p�p� �0	��`��F������@F�F
�F�X�
?�ػ\�����x���ػ������x��ػ0���b�x�	��F��H��
F�����������-���H��
f
��
�@L8� 5
`����cb��M
���
���
������*��
B��
]� x�@���6��M8� m`�@��!��(��/��H��������(��P�	�� ��@��������i�����Z�� �b�L'�O�?��S�@�Q8�	h������}/>@F��>��0����������p�@�������p�p� ��	�}p�!~h�`��h�j��h�k@�h�l��h�m��h�n h�ohh�p�h�q?~h�a]~h�b{~h�c�~h�d�~h�e�~h�f�~h�gu�h�h��h�i��0>��1���:4���;e���<����=����>!��?R��@���AT��2j��3���4���5���6���7����8����9|�j���������0�s׀��t(}��/�����&F>���
m���	��@�r��~���|��}����y1�(�zP�p�{�B����������
��4����O���uh���v����w��(�xx�X�@�����������'
( �25+F��>��0���������p�@�������p�p� �`
(7(��15+F��>��0���������p�@�������p�p� �`
D(a(��05+F��>��0���������p�@�������p�p� �`
Ċ�����8 
����CF3��V���}�������	@�(� �AFx���9 �AF`��� ����
�0��+AJ�h� �?Fv���  >F����ό��	 �=F�x� �=F��H�
 �=F�� �=F'�� �=F=���
 �=FS�����x� �=F���� �=Fۍ�� �=F�� �=F3�� �=F_�� �=F����
�����������
�<F*�
 �:FY�@  9F����� ���& �=F��@" �=F��( �=F`��$ �=F��0' �=F���# �=F�x) P��% x��* @8F�� @8F���+ �=F@�(  �=Fh��, �=F��@! �=F�� �� j�`~��o�����8�x/��%��,�8 ��x 3�� <�� ׍!H�H!S��!���!��!�"j�_�~�g��@#�x#��#/��#%�0$,�p$���$3��$<� %׍P%H�x%S��%���%��n(׍�(��(/��([��( ���(y�&��H& ���&���&���'��P'���'@���')�1X�4GF��>��0���������p�@�������p�p� ��
f�0)�-@TF��Z�RF�1@*�QF���Z�RFޒ�[	�RF��*
QFS�p+`PF��,`PFL�(.PFq�_(`OF��d,@NFh�X/%`MF���/#�LF��&�JF�1'�1!�1-�192 3�1�2*2�2H2�2f2�2�2�2�2�2�2B��}���}e� ~��P~�2(1�2P1��x1��/�/� �Q�2�1K�'2����2�_�2�1K�8�\�A�v�'2��9���B���k�Yb3XUs�7�XF��>��0���������p�@�������p�p� �003gU��6�XF��>��0���������p�@�������p�p� �0P3vUɕ5�XF��>��0���������p�@�������p�p� �0ؕp3���4�zF��4"�xF)� 5-�wF_�`5 �uF���5!`tF���5.�uF��6/�uF��Z�rF���Z�rFЖ�[	�rF���*
rF�@6�qFA��6�pF��7oFV�89@mF)	�:@mFX	�;@mF�	�_(�lF�	`)lFq	�d,�jFٗ& iF��=7`gF��?6�eF���B9�cF��8E8 bF7�`H3�aFk�K4�_F���M׍�M�N/�0N [�XN���N�2�N�2�N���N׍O�(O/�PO [�xO���O���O׍P�HP/��P [��P��Q��HQ׍pQ��Q/��Q [��Q��R��8R׍xR��R/��R [�8S��xS�1'�1!�1-�192 3�1B��}���}e� ~��P~�2�S�2�S�2(1�2P1���U׍�U��U/��U [��U��V��T׍0T�XT/��T [��T���T׍�T[�U��8U�2�2�Q0:	'2���1K�8�\�A�v�'2��9���B�����'V��'V@��'V "�'V9�A�k�s�R�Z���������@���� "�=V��JV��JV��JV��JV�aV�aV�aV)�aV5�aVA�aV M�aV@Y�aV�}�aV��aV��aV��aV  
aV@e�aVq�aVwVaV��/�=�[c��F��>��0����������p�@�������p�p� ��K�g�u�Zc��F��>��0����������p�@�������p�p� ��������Yc��F��>��0����������p�@�������p�p� ������Xc��F��>��0����������p�@�������p�p� �����Wc��F��>��0����������p�@�������p�p� ��+�G�U�Vc��F��>��0����������p�@�������p�p� ��c����Uc��F��>��0����������p�@�������p�p� �������Tc��F��>��0����������p�@�������p�p� ������Sc��F��>��0����������p�@�������p�p� ���'�5�Rc��F��>��0����������p�@�������p�p� ��C�_�m�Qc��F��>��0����������p�@�������p�p� ��{�����Pc��F��>��0����������p�@�������p�p� ������Oc��F��>��0����������p�@�������p�p� �����Nc��F��>��0����������p�@�������p�p� ��#�?�M�Mc��F��>��0����������p�@�������p�p� ��[�w���Lc��F��>��0����������p�@�������p�p� ��������Kc��F��>��0����������p�@�������p�p� ������Jc��F��>��0����������p�@�������p�p� ����+�Ic��F��>��0����������p�@�������p�p� ��8�S�`�Hc��F��>��0����������p�@�������p�p� ��m�����Gc��F��>��0����������p�@�������p�p� �������Fc��F��>��0����������p�@�������p�p� ������Ec��F��>��0����������p�@�������p�p� ���'�4�Dc��F��>��0����������p�@�������p�p� ��A�\�i�Cc��F��>��0����������p�@�������p�p� ��v�����Bc��F��>��0����������p�@�������p�p� ������Ac��F��>��0����������p�@�������p�p� ������@c��F��>��0����������p�@�������p�p� ����W� �G/��W�`�GJ�0X���Gd��X��~G��X� }G�� Y�`{G��pY��yG��Y��wG�ZWwGP_����uG&�[3 rGy_`]5��^S�qGF��_T�pGW��_�@pG���=��oGm�_�nG}�^�mG��`mG��a�kG��X`�`jG�8c�@iG�f� hG��h��gG�WY�fG2��j[ eGI�b@dGZ�c�bG�_Xk4�^G�_P7�ZG�_(m9YGm�@XUw�PmX@WG��XYPUG��8n��SG���n��RG��@QG�� PGc`���$ NG�"�KG.�#�IGD�`GGZ� EGp�`%$�BG��`%,�@G��`%%@G��`%-`?G�h&@>G��n.<G���n/�9G� �7G"�!@5G8�xo*3GO�xo+�0Gf��o&�.G|��o'@,G��(p(*G��(p)�'G���p��&G�pq��$G��q��"G�`�r� !G as�`G��=�G�sQ�G �b\@G1�s]@G�st��G�t�t��G0uXu�G�u�u�@GFapv5[���Fda�v6[��FHpw���F`�w���Fv8x��F��x�@�F�py���F�z���F�`z��F�{���F�{� �F|� �F3p|� �FN}� �Fg�}� �F~(~� �F�h~� �F�� �F����F�����F�`����F@�� �F*�V��F=0�Z��FT�2`�Fd��s���@���p�����D�ЍP��B�0�H�`�A���������� ��/P��@��$O��0]�"l �(zP�!���������� �H��x��������ȑ�_�?N�NN�"N@�1Nh�?N��NN��"N�1N�?N8�NNh�"N��1N���� �`��� �  �@@`������� � P� ��@@���Ж�0�`� �� ��@@���@�p��� И �@@0��X���ؙ� X� ��@@ؚ��P���Л � P�@@�������8� `� ��@@'�����8� `� ��@���C��0�Jp������C��@��p�@J���П�� C0��`����@J����� �CP�������@J����P�C���Т��@JP�����УC��P����@JФ���@�Cp�����Х@J��0��X�C������Ц@�.��7Q�"X@�'u�h�����	��1Y�`�!Rw0�4hX�o��$��w �9��9�:���������8��������0�
�%���2��@8��N���`� �q0�(�~��������������X�����������������
���p���$Ȭ��2(���@����J���Zp���k����|������������������@����������������8��X�`����h����h��x�	��� �(p�(�5Ȭ0�C(�8�Q��@�[���kp���|�����������������������@����p���������X����8�
�%7�Rh��c���o���p���������X���� ��8�(��70��h�8����`�	�x�Q�	8�5"X`�%u�������	ȳ1Y�`�!Rw@�4hh�o��$��"	 �96	�9I	:\	��������8��������0�
�%���2��@8��N���`� �q0�(�~��������������X�����������������
���p���$Ȭ��2(���@����J���Zp���k����|������������������@����������������8��X�`����h����h��x�	��� �(p�(�5Ȭ0�C(�8�Q��@�[���kp���|�����������������������@����p���������X����8�
�%7�Rh��c���o���p���������X���� ��8�(��70��h�8����`�	�x�o	��t	��y	8�~	x��	���	�� o	8�t	x�y	��~	���	8��	x� o	��t	��y	8�~	x��	���	�� o	8�t	x�y	��~	���	8��	x� �	���I��~S�N�0[�Xj�� c���	�@�	��I��S�8�N�`�[���j��� �	؀�.�	�	��	H� �	��@�	���b��M8�	���'���Z�м����(�CX�������@J����H�Cx�����ؾ@J��8��h�C���ȿ���@�	(��JX�������C����H�@Jx��8��h��ȿ���@�	�	@!
6*
<
�� J
U
o
x
��
�
N
�
]��
�
�
��@)FQ ny��� ���	�@!�6�<
H� J
o
"��
?N
X]�n�
���@�F� n��������	��@!
69
<
� J
h�o
����
��N
��]���
(�P�@��F�� n������ ���	P�@!��6��<
�� J
0�o
h���
��N
��]���
X���@��F� nX���������	U
@!r
6�
<
� J
�
o
h���
�
N
�
]����
����@��F� n0���
�P���9x��9��	��@
���!6&!96N]�a�
�@�F� n����@��]��
2h�@PFn n��������	P�@!��6��<
�� J
0�o
h���
��N
��]���
X���@��F� nX���������	 �@!P�6x�<
�� J
�o
0���
`�N
��]����
���@P�F�� n���������9H��9p�x9��:���9�� 	��@
���2@��2h��2��@���20��2`��� �2��@��28��2p��2��@��2P��2���2��@��Z�0�̼`� ���B���|���cb ���������8��h������� ����(��� �X��d�;Md05pdX5x�/
��"��(�!�0�$"`��-���6���?���'���HH��Pp��X���`����Q���B�b�P�1Mx��e��	����ht�������	 $0@NZ�w��Ie�	�. ��p�������X�������x�R����(��`�";����� ��ۼ@�Vh�������$�-8�8h���$��-��8(�X�$��-��8��B�Mx�z��dP�2
��p�@�`��s�� �@���������p������
dX�+d��������6�e�8�-pГ�����`������������B�@�A)Mx�D����	����� H�"*��!2��$=Fc��qz� ����H�'Wx��J�o	��t	��y	�~	@��	x��	�� o	��t	 �y	X�~	���	���	� o	8�t	p�y	��~	���	��	P� o	��t	��y	��~	0��	h��	�� o	��t	�y	H�~	���	���	�� o	(�t	`�y	��~	���	��	@� o	x�t	��y	��~	 ��	X��	�� o	��t	�y	8�~	p��	���	�� � � � a��G��>��0���������p�@�������p�p� ��� � � `��G��>��0���������p�@�������p�p� ��� !!_��G��>��0���������p�@�������p�p� ��"!=!J!^��G��>��0���������p�@�������p�p� ��W!r!!]��G��>��0���������p�@�������p�p� ���!�!�!\��G��>��0���������p�@�������p�p� ���!�!�!�	�G�!�"H�8 �G+"��-`�GB"["s"!�"��G�"0�G�"�"`��"��8 �G�"(�-`�G�"A��G#@&#�Ȧ0#�/F#4�\#r#~#�#�#��#�#@�d�# �#��#��# �#`�#��#� �#�#8�#x�#��#��#( �#P
$P $P@$$P�1$P=$PI$� Y$�  i$� @y$� ��$��$� �$�@�$���$��$��$X��$��$� %�@%��.%�=%�L%�@V%�@ `%�@@j%�@�t%�@}%�@�%�% �%@�%��%�%�%h�%h &h@&h�(&h8&hH&l&V&h& |&�&@�&�&�p	�&�@�&�@ �&�@@�&�@��&�@�&�@'0'0 ,'0@<'0�L'0['0j'x�x'x� �'x�@�'x���'x��'x��'� �'�  �'� @�'� ��'� (� �$��$� �$�@�$���$��$��$@X��$��$� %�@%��.%�=%�(����%P�%P �%P@�%P��%P�%P"(P���%��%� &�@&��(&�8&�0(�0�H&l&V&h& |&�&@�&�&�p	������ ?(�@`(( �E(X N(�	H&l&V&h& |&�&@�&�&�p	f(�(x�g.@�G��>��0���������p�@�������p�p� ��(�(��f.@�G��>��0���������p�@�������p�p� ��(�(�ue.@�G��>��0���������p�@�������p�p� ��(�(vd.@�G��>��0���������p�@�������p�p� �)!)!vc.@�G��>��0���������p�@�������p�p� �.)I)=vb.@�G��>��0���������p�@�������p�p� �qvș��G���G�v��G��*�Jv+�v ��vh�@�G�v��	w� �GDw���uw���w����GHq���%�B�wx�Cx(�A��GQx`�@�Gxx ���G����G7�V)���Gd�V)���G��V)���G��V)���G��V)���G�V)���GE�V)���Gr�V)���G�x@+�xh��x��xH-���Ⱦ���G+y�/"Ay�0!sy 4 �y`�#�y`�$���6��o)���G0�o)���G^�o)���G��o)���G��o)���G��o)���G�o)���GD�o)���G]�x�|��������)���)���)���)���)���)���)���)��*a�*g�.*	m�?*
t�Q*{�c*��u*
���*���*���6���6�7��87�`7�7���7�z�7)�(�p�`��V����ص���yH�
z��D�<�q�M���^���o�����%��� R���@����*o��";��@���H�� 8�z 8�.H8���8�*�8@�z89���9 �z�9�� :�h:�*�:��z;�zx;����8�PN`�)��;��0���c>}>��h��G��>��0���������p�@�������p�p� �0
��`���G���>��@�G�>�>�>�>�>��G�`�G
`�G�>??.?H? �G� �G��H�`�G_?t?�?�?�?�?�?	@3@L@
<��8<�g@��
�@���@�f
�L8� 5
`����cb��M
���
���
������*��
B��
]� x�@&`<i��<@�@�<����<���@l=�@8= �p=6�=M8� m`�@(����/�!���H��������(��P�	�� ��@�C�@�A�=#A�=������i�����Z�� �b�L'�O�?��S�@�Q8�4A>��@>�`�`�`jy��G��>��0���������p�@�������p�p� ��
�`�`�`iy��G��>��0���������p�@�������p�p� ��
�`�W��wHa�W� vH!a0X��wH<a�X� vHXa�X��wHsa Y� vH�apY� vH�A�Y��wH�a"�uH�a!�tH�a�a��A$b#�A%�A(B'b&@B)7b*�rHLb-�qHdb+@oHzb.@mH�b�_��lH�b�=�lH�bX`��jH�b8c��iH�bf��hHc�h�hH*c7�fH;c8�dHMcL@dH^cSycT`BV�cW�cU�c8n� cH�c�n�bH�c��`Hd�`_H0d�FdC�^H�BD�]Hdd~d�d�d�d�d�de$e�p��\H<epq��ZHNe�q��XHee�r�WHxes�@UH�Bt��SH�B�t��QH�BXu�PH C�u�@NH�eA�eB�eE`MH�eF�LH�eI�KHfG�JHHCHpC
�Cf7fOf	�C�Cef
}f9 JH�C�IHD�HH�f	@FH�f�DH�f�BH0D�AHPD @AH�f�?H�fk�>Hg@>HpD`=H�D�<Hg�;H*g;HBg :H�D�9H�D�8HXg8Hpgpw��6H�g�w��4H�g8x�3H�g�x�@1H�gpy��/H�gz��-Hh`z�,Hh{��*H5h�{� )HNh|� 'Hehp|� %H�h}� #H�h�}� !H�h(~� H�hh~� H�h� H�h��Hi����H0i`���HKi@�� HfiM@H�DN`HEJ�H8EK�H�ia�HXE`�HѝxEڝ�E��Eѝ�EڝF�@FѝhFڝ�F��Fѝ�Fڝ G�HG�npG�n�G�n�G�nH�nPH�n�H�ȑ�_�?N�NN�"N@�1Nh�?N��NN��"N�1N�?N8�NNh�"N��1N���� �`��� �  �@@`������� � P� ��@@���Ж�0�`� �� ��@@���@�p��� И �@@0��X���ؙ� X� ��@@ؚ��P���Л � P�@@�������8� `� ��@@'�����8� `� ��@���C��0�Jp������C��@��p�@J���П�� C0��`����@J����� �CP�������@J����P�C���Т��@JP�����УC��P����@JФ���@�Cp�����Х@J��0��X�C������Ц@�.�H�i�H�i(I�ihI�i�I�iJ�ihJ�.�J�i�J�i K�.`K�i�K�i�K�.L�i(L�i`L�i�L�i�L�i(M�ipM�l�w�l�w�i0x���M��M�.�M�iN�i@N�i�N�i�N �i�N�i(O�i�O�i�O�i(P�.xP�i�P�i�P�i Q@�iXQ�i�Q �i�Q�.R�i(R�ihR�i�R�i�R �iS�.PS�ipS�i�S�i�S�i�S��iT �iT��iHT�iHT��ixT�i�T�iU�iPU9��U[��UѝVڝ0V�PVѝ�iڝj�9jѝpVڝ�V��Vѝ�VڝW�8Wo	��t	��y	8�~	x��	���	�� o	8�t	x�y	��~	���	8��	x� o	��t	��y	8�~	x��	���	�� o	8�t	x�y	��~	���	8��	x� ����(�CX�������@J����H�Cx�����ؾ@J��8��h�C���ȿ���@�	(��JX�������C����H�@Jx��8��h��ȿ���@�n`W�n�W�n�W�nX�n@X�nxX�2@��2h��2��@���20��2`��� �2��@��28��2p��2��@��2P��2���2��@�����XVj�X�.Y[j8Y@R�xY0o�Ykj8Y�";�YkoZ�.8Z[j8Z*opZۼ�Z������$�-8�8h���$��-��8(�X�$��-��8��
dX�+d���������jnj �j�j@�Q�j�j�j�j�jk�jkkk�Z�%k[-k0[@5k`[ =k�[Ek�[Mk�[Uk \�QP\]kekʤ�k¤�kkp\�%k�\-k�\@5k] =k0]Ek`]Mk�]Uk�]'W�]�J�k'W�]�J�ko	^t	H^y	�^~	�^�	�^�	(_ o	`_t	�_y	�_~	�_�	 `�	P` ���mo}H��>��0���������p�@�������p�p� ��
�<�K�lo}H��>��0���������p�@�������p�p� ��
Z�w���ko}H��>��0���������p�@�������p�p� ��
���W�<I���W�@:I̽0X�<I��X�@:I��X�<I� Y�@:I:�pY�@:I(l�Y�<IV��4" 9Ir�Hl�����Pm+��xm*���_��8IѾ�=��7I�X`��6I�8c��5I�f��4I7��h��3IR��m#�1Im��m> 0I��8n�/I���n��-I���`,IԿ�@+I���8nK@)I �hnL@'I8�M@%IL��nI@#Ih��nJ@!I��XoG@I���oH@I��p@ I�HpP I��pQ I��`@I�a@I%��pC@I>�0rD@I�s�sW`IW�Y`Io�Z��V`I��X`
I���sS I� tT�I�XtU@I��RI��tAI&�0rB�H=��uE�HV��uF�Ho� wN�H�� wO�H��b��H��[��H���p���H��pq���H���q���H��r� �H$�s�`�H�wt���H�w�t���HxXu� �H8x�u�`�H9�`x0 �HP��x,�Hi�0y'��H��hy-��H����H���z<��H��{=`�H({P{4��H�{�{3��H |H|2��H��/
�)��|5`�H@�}( �H\�hy.��Hv���H8}X}8��H�}�}7��H��pw� �H���w�`�H��8x���H���x��H��py� �H�z�`�H%�`z���H?�{���HW��{���Hp�|���H��p|���H��}���H���}���H��(~���H��h~���H����HX~�~ ��H�~�~!��H�8)6�����HQ������Hl�`��`�H��@����H���\�H����^@�H��؂]��H���_��H���/�� O�5���Q���m�������/��� O�����������5��R�/�m� O�����������������/�� O�2���O���l�����ȑ�_�?N�NN�"N@�1Nh�?N��NN��"N�1N�?N8�NNh�"N��1N����0���`��������� ����� �@"�����P�����R��������@��@� "�	��� �`��� �  �@@`������� � P� ��@@���Ж�0�`� �� ��@@���@�p��� И �@@0��X���ؙ� X� ��@@ؚ��P���Л � P�@@�������8� `� ��@@'�����8� `� ��@���C��0�Jp������C��@��p�@J���П�� C0��`����@J����� �CP�������@J����P�C���Т��@JP�����УC��P����@JФ���@�Cp�����Х@J��0��X�C������Ц@&�p�.��������0�6�p�@>���������0� &�p�.�����p�6�� >�0����p�&���.�؋�����(�6�P�@>�x��������Ȍ &��.����@���h�6���>��� �������@��0���X�R��������Ў����@�� � ��H��&�p�.����������6��@>�8����`����� �������R� ���X������ȑ@��� ��8����p�R�������0���p� ��������R�0���p������� ��0��F�p�W���h�p�y����������@�����H���x� �������ؖ�����8���`�R��������ؗ���@��(� ��P���x�R�����Ș�����@��@� ��h�����R����������0�@��X� ���������	���������������КR����� ��H���p�@���� �����o	��t	��y	8�~	x��	���	�� o	8�t	x�y	��~	���	8��	x� o	��t	��y	8�~	x��	���	�� o	8�t	x�y	��~	���	8��	x� ����(�CX�������@J����H�Cx�����ؾ@J��8��h�C���ȿ���@�	(��JX�������C����H�@Jx��8��h��ȿ���@(�� 3��=�0�A�P�E�p�qWI�d���m���u��~����@���h�������ȝ���� ��(�@��X�����������������H� ��x�@������؟�����@���x����� ���@�� ���X�������ȡ�����8� ��p�@������������P��������� ����@��0���h�������ؤ�����H� ����@�����������@������(�'�P�8�x� I���j�Z�~�n��.����Ȧ�����0���X����� ��ȧ�����@��(���X�����������-�@�7�p� ;����D�ȩ@�.�L� �V�X�^���i�Ъ ��@��`����������������������� ����@V�8���p���p���p�@�p� �p������.$�>�ЬE����� ���`�������� �� �@��`���������� ���`����� ���@�� ���`�L���T���b��p�y�@��y� �����8���X�����������������H���x� ����@��ز�����8���h�������ȳ ����@��(���X�������������� ���P���x�������ȵ ���@�����@���h������������ ���@��0���X���������������� ���@�� ������@���`��������� ����@�����&�D��@V�0�e�h�t�����ع �����@���������������� ��$�@��B���`���}������������� ����@�����1��2@��2h��2��@���20��2`��� �2��@��28��2p��2��@��2P��2���2��@����p�	������N��W�� `�8�i�`�w���������������/��� ��@������$�-8�8h���$��-��8(�X�$��-��8��
dX�+d��������O�P���x�"������o	^t	H^y	�^~	�^�	�^�	(_ o	`_t	�_y	�_~	�_�	 `�	P` r����}n�>I��>��0����������p�@�������p�p� �P�}p���`������0O���uh���v����w��(�x|�������0�s׀��t��(}��/��*X��+���,���-�>���
m���	��@�r����������
��4�����B���� FIx�X�@����������������o HI��>��0���������p�@�������p�p� � � �B�JI"�h�Do���E@JI
�L`II���<F�*�1�����N�8�\�8�e�M�n�e�w�}�*7r"�OI��>��0���������p�@�������p�p� ��D_lq"�OI��>��0���������p�@�������p�p� ��y��p"�OI��>��0���������p�@�������p�p� ����������I�`I���!
�}I!?�{IV nP�#���"�F�zI�x�%���$�L`eIx�1�dI��(�9���:8���8`� aI+��0@`I?H�2`_IU3�]Im*`[I�x�'8�(`�)���&�L`eI���A�`�XI���@h�B��E �D(1NH�'�W��pG�p���@����R�� �����������@�� '�H�-5=EMU ����@��h�����������(�	N0�'�]��zG�X����@����R�� �����(��H��h��������������@����������������� ���p��
	���/��	@�&	��5	�OE	U	_c	 �or	h�	�	��	����	����	@���	���O��	�	�x�	H���	���I��*�	�
P�
��(
�,=
V
Li
(�\�
p�l�
����
����
���
H���
���
�
�j)`��@���U��n8������	��������0���p���0���������
�0�
�p����-�=0M"pm1�mC��S0�`p�o���	������@�� ��@��

$
/
G
R
 j
0@~
x���j�~�"��� �
�
�
�
�
�
@���
�
�
�
�
) 4@?��
J�N�Rgd;	�,A`�9��0���������p�`������� ��,�,o!	�;A`�9`0��0���������p�`������� �JGXG�	�bA`�9`G�0���������p�`������� ��Q�Qs	@qA`�9HT�00���������p�`������� ��Q�Q�	@qA`�9PT�00���������p�`������� ��|�~�~{@�A��>`�0���������p�@�������p�p� ��|�~�@�A��> �0���������p�@�������p�p� ��|(z@�A��>`�0���������p�@�������p�p� �}9(�@�A��> �0���������p�@�������p�p� �8}Kx�y��A��>`�0���������p�@�������p�p� �X}Xx����A��> �0���������p�@�������p�p� ��}e��x��A��>`�0���������p�@�������p�p� ��}r�����A��> �0���������p�@�������p�p� ��}�uw��A��>`�0���������p�@�������p�p� ��}��u���A��> �0���������p�@�������p�p� �~�vv��A��>`�0���������p�@�������p�p� �0~�v���A��> �0���������p�@�������p�p� �X~�!vu��A��>`�0���������p�@�������p�p� �x~�!v���A��> �0���������p�@�������p�p� ��~�=vt��A��>`�0���������p�@�������p�p� ��~�=v���A��> �0���������p�@�������p�p� �8������A��>`�0���������p�@�������p�p� �`�!����A��> �0���������p�@�������p�p� ���3�E���A��>`�0���������p�@�������p�p� ���W�E���A��> �0���������p�@�������p�p� �؀i�{���A��>`�0���������p�@�������p�p� ����{���A��> �0���������p�@�������p�p� �(�������A��>`�0���������p�@�������p�p� �P�Æ����A��> �0���������p�@�������p�p� �x�Ն��A��>`�0���������p�@�������p�p� ��������A��> �0���������p�@�������p�p� �ȁ��~�A��>`�0���������p�@�������p�p� ��/����A��> �0���������p�@�������p�p� ��A�S�}�A��>`�0���������p�@�������p�p� �@�e�S���A��> �0���������p�@�������p�p� �h�w���|�A��>`�0���������p�@�������p�p� ���������A��> �0���������p�@�������p�p� ����������A��>`�0���������p�@�������p�p� ��ч�����A��> �0���������p�@�������p�p� ��������A��>`�0���������p�@�������p�p� �0�������A��> �0���������p�@�������p�p� �X��+����A��>`�0���������p�@�������p�p� ���=�+����A��> �0���������p�@�������p�p� ���O�a����A��>`�0���������p�@�������p�p� �Ѓs�a����A��> �0���������p�@�������p�p� ����������A��>`�0���������p�@�������p�p� � ��������A��> �0���������p�@�������p�p� �H���͈���A��>`�0���������p�@�������p�p� �p�߈͈���A��> �0���������p�@�������p�p� ��������A��>`�0���������p�@�������p�p� ��������A��> �0���������p�@�������p�p� ��'�9����A��>`�0���������p�@�������p�p� ��K�9����A��> �0���������p�@�������p�p� �������Q�A��>`�0���������p�@�������p�p� �8�����	Q�A��> �0���������p�@�������p�p� �`���ħ�Q�A��>`�0���������p�@�������p�p� ���ҧħQ�A��> �0���������p�@�������p�p� ������Q�A��>`�0���������p�@�������p�p� �؊���Q�A��> �0���������p�@�������p�p� ��
���Q�A��>`�0���������p�@�������p�p� �(�&��Q�A��> �0���������p�@�������p�p� �P�4�B��Q�A��>`�0���������p�@�������p�p� �x�P�B�Q�A��> �0���������p�@�������p�p� ���^�l��Q�A��>`�0���������p�@�������p�p� �ȋz�l�Q�A��> �0���������p�@�������p�p� �������Q�A��>`�0���������p�@�������p�p� ������Q�A��> �0���������p�@�������p�p� �@������Q�A��>`�0���������p�@�������p�p� �h�Ψ��Q�A��> �0���������p�@�������p�p� ���ܨ��Q�A��>`�0���������p�@�������p�p� ������Q�A��> �0���������p�@�������p�p� �����Q�A��>`�0���������p�@�������p�p� ��"��Q�A��> �0���������p�@�������p�p� �0�0�=��Q�A��>`�0���������p�@�������p�p� �X�>�=��Q�A��> �0���������p�@�������p�p� ���L�u��Q�A��>`�0���������p�@�������p�p� ���Z�u��Q�A��> �0���������p�@�������p�p� �Ѝh����Q�A��>`�0���������p�@�������p�p� ���v����Q�A��> �0���������p�@�������p�p� � �����Q�A��>`�0���������p�@�������p�p� �H�����Q�A��> �0���������p�@�������p�p� �p�����Q�A��>`�0���������p�@�������p�p� �������Q�A��> �0���������p�@�������p�p� �����U��Q�A��>`�0���������p�@�������p�p� ��ʩU��Q�A��> �0���������p�@�������p�p� ��ة���Q�A��>`�0���������p�@�������p�p� �8�����Q�A��> �0���������p�@�������p�p� �`����Q�A��>`�0���������p�@�������p�p� ������Q�A��> �0���������p�@�������p�p� �������Q�A��>`�0���������p�@�������p�p� �؏����Q�A��> �0���������p�@�������p�p� ��,�5��Q�A��>`�0���������p�@�������p�p� �(�:�5��Q�A��> �0���������p�@�������p�p� �P�H�m��Q�A��>`�0���������p�@�������p�p� �x�V�m��Q�A��> �0���������p�@�������p�p� ���d����Q�A��>`�0���������p�@�������p�p� �Ȑr����Q�A��> �0���������p�@�������p�p� ������Q�A��>`�0���������p�@�������p�p� ������Q�A��> �0���������p�@�������p�p� �@�����Q�A��>`�0���������p�@�������p�p� �h�����Q�A��> �0���������p�@�������p�p� �����M��Q�A��>`�0���������p�@�������p�p� ���ƪM��Q�A��> �0���������p�@�������p�p� ��Ԫ���Q�A��>`�0���������p�@�������p�p� ������Q�A��> �0���������p�@�������p�p� �0�����Q�A��>`�0���������p�@�������p�p� �X������Q�A��> �0���������p�@�������p�p� �������Q�A��>`�0���������p�@�������p�p� �������Q�A��> �0���������p�@�������p�p� �В(�+��Q�A��>`�0���������p�@�������p�p� ��5�+��Q�A��> �0���������p�@�������p�p� ��B�`��Q�A��>`�0���������p�@�������p�p� �8�O�`��Q�A��> �0���������p�@�������p�p� �`�\����Q�A��>`�0���������p�@�������p�p� ���i����Q�A��> �0���������p�@�������p�p� ���v���Q�A��>`�0���������p�@�������p�p� �ȓ����Q�A��> �0���������p�@�������p�p� �������Q�A��>`�0���������p�@�������p�p� �������Q�A��> �0���������p�@�������p�p� �8���4��Q�A��>`�0���������p�@�������p�p� �X���4��Q�A��> �0���������p�@�������p�p� ���īi��Q�A��>`�0���������p�@�������p�p� ���ѫi��Q�A��> �0���������p�@�������p�p� �Ȕޫ���Q�A��>`�0���������p�@�������p�p� ������Q�A��> �0���������p�@�������p�p� ������Q�A��>`�0���������p�@�������p�p� �0����Q�A��> �0���������p�@�������p�p� �X����Q�A��>`�0���������p�@�������p�p� �x����Q�A��> �0���������p�@�������p�p� ����������A��>`�0���������p�@�������p�p� �Pȶ������A��> �0���������p�@�������p�p� �Pa�p��"	�A`�9����0���������p�`������� �����.	�B@BP��0�0��P�P������-	�B@B��0�0��P�P����7	^B�97@��P� ���@�������������Y
g
=W	dB�9=@��P� ���@�������������0�u
�
<W	dB�9<@��P� ���@�������������0��
�
;W	dB�9;@��P� ���@�������������0��
�
:W	dB�9:@��P� ���@�������������0��
�
9W	dB�99@��P� ���@�������������0��
�
8W	dB�98@��P� ���@�������������0��/�/@~
��B�9@@��P� ���@�������������0��/�/?~	��B�9?@��P� ���@�������������0��/
0>~��B�9>@��P� ���@�������������0�eTyTIW`�B�9I@��P� ���@�������������[[Hh��B�9H@��P� ���@��������������^_ER
 C�9E@��P� ���@��������������m�m�mp �CC�9F@��P� ���@��������������m�mFReC�9F@��P� ���@�����������������:�C�9�@��P� ���@�������������#�5��@��C�9�@��P� ���@���������������G�=@D��C�9=��P� ���@����������������>K��C�9>@��P� ���@���������������M��C�9@��P� ���@����������������>D�9�@��P� ���@��������������O�O+@� D�OP�P� ���@�������������Q�Q
R�`D�R�@��P� ���@��������������GA$3a1�*�GA$3p1113P1�GA*GA$annobin gcc 8.5.0 20210514GA$plugin name: annobinGA$running gcc 8.5.0 20210514GA*GA*GA!
GA*FORTIFYGA+GLIBCXX_ASSERTIONSGA*GOW*�GA*cf_protectionGA+omit_frame_pointerGA+stack_clashGA!stack_realignGA$3p1113�^�GA*GA$annobin gcc 8.5.0 20210514GA$plugin name: annobinGA$running gcc 8.5.0 20210514GA*GA*GA!
GA*FORTIFYGA+GLIBCXX_ASSERTIONSGA*GOW*�GA*cf_protectionGA+omit_frame_pointerGA+stack_clashGA!stack_realign
GA*FORTIFYP1LGA+GLIBCXX_ASSERTIONSlibpfm.so.4.13.0-4.13.0-4.el8.x86_64.debug�VO�7zXZ�ִF!t/��/�
[]?�E�h=��ڊ�2N��R+б��]�J�_6vYw�ގg N�;L�`� ����\r�&oɳ��"ok�H�`V�Y��e`F��5�̡q�kg�Uψ,u�k;�|�w>#�2��0�(*�XB�f�5���KAd�`WZ��Weq��h�nbϏ�t%B��:��r)����ɤ����r�7B+
ЋS���@o�rX� �!?z%�cJ �*kuNM�ڜ��i&�&�zޣ�`����Ӑ�wbq	+97z�����nn���Ώ��ۑ�
�U�s�7P����O�lC�������Y�ߠr�R�<T��2���FPR0Y�G7�"H_BQ���2���UɿϜo������Z
���B�K'�-�zXb�k�\4�W�p��4��� ��$v�q��c��=GqZ<�e�������;�ϳ�#Ғ|σM���q�0���'s>Xn�{�r���&!�M����oa@W�B�vC�\��B�s_��
�/��=XX�Y��[y	��Z��;^�d��F����+�)�W�����(���t�O%U���,k�F�XDhy��1��G�>��>q������糿I�6<M:�U0G[�a�l��Ն��5AJR	���Ђ�+@P�f�	d5Fp������F='�c��\R*�[F@� ��G
;��t3'�$��! q�	��P
�~ qZ�vS8n�bZ�$S�G@�4��UF�7)(�|(~�\0o
GjL���[|��~lҤ���]��>�*	�P��`f��0���I�.�u}2��Dk҉l����	|6֛^�2�X��fǟ���sY\��=nI*h�h����}�ƺ�#���/�4j��؅�~��.�P2�>��v���fc���U-ג/�A�U���舲�]D�s�"�!
���,�~!O�4�D!]�t�����^��O����M'��������B8��F%+�}7��EZ:p��)-��S��H7��qpQT�D����{ʴ��#g�g�:�� ϼ#{F��lf��p�.u��`=.����|�bLò&l�D����1��g9��|�s��ۡ� n?u+���+��E<��͍��$�g3Om���x�t���7�1�ua(�Eİ5��!\�k������<��q7�������#u;�����c�˳d�۠��~��{Ou�W�`t�v�d��%p�	'��77(��m��K((���~�m��x��r�>������h8T�`:1I<K=•��r�W���6�=u��� ��'��z��ugȭ~r�ɲ��༘s��ҤZrW�}U~�7?ƨ^.��5iqb��֏��C@�v�w]�G�a0�#��mT�a��q�c
�\0N.|���,KE^q��
-v��Q��D/�QbS�q��U���w�1��5�|�B�ݹ�\ȟ�������y���vNq]x��au���z����'��)���ރP?���p��V�,��
����f�����׃��5Z�'I�'C��S���E��*�x�#����$t���W�|"}��y�hl�|"Fd�.x��&Ov�V���.m��Oҽ�5��0Q���L+eZ��M���Ix5�����%��?�BR@��M�t@?����λ��	
D�@J[�Aw��F�����Kb74hKg��8F.���ڸ,Ã�qN�;�E�$����X�P
{x�T�܌iҗ��*��U��6����>h� �ecŜ�r����{N�̠�������mo'����jW�o�1¤�Br����A���N7BÝ!����L>��6�8�OG��F�0���1d[tWP���)@�n��K�VxH�&��p�Gz{�F
׸BG��И��>���eH�~��&�0x�7�a9�F7�l�6�rf�
8��S�>(q�4ds�R^�������ɨM1���mK��{%�_�Wk��S:_\j�j��s���;E��6������DE����pID8,��(6l��Bwzv�b7`
Xh˾8~��<�x�b�=��	�k��tT�ڿF.�nH%�yj ;J���ڒ�!���&A.vz^�e�yv���ʈ�_���/�H�s!b���䰥��+z�����8q0S�1�$��Q�Mh���3.͍m$y_ѽ{�2+ްM�yw����C�K�
�!����A����1�_��A�MW����M�"*�,S��f�]��|u�S�VS)��L&F-a�az1��f��]��HBi���Ň4������?�;�P@��y��Mi�]��"y�N�9��]$��4�Lc�(� V����byz������������Y�ȋZp���,f}l㑖�oI�H��r��0E�3��"I�9�\�P��&���.���w�h?R�Y��
C��X���J`?X�
k��d�KpU�9��a�1�ЍN0�f���|��7���|�a�2ö$��BR�ͱP�g}���������pF���&)�H�_�	ؒ"`��,�I�LfI�{v��p�~��}س8i
�eK,�H��}��&�9���%�j�ۓ����w��l�/��3/�CJ�9Ӄ�]���P�5`uy9h����_��=��g�YZ.shstrtab.note.gnu.build-id.gnu.hash.dynsym.dynstr.gnu.version.gnu.version_r.rela.dyn.rela.plt.init.plt.sec.text.fini.rodata.eh_frame_hdr.eh_frame.note.gnu.property.init_array.fini_array.data.rel.ro.dynamic.got.data.bss.gnu.build.attributes.gnu_debuglink.gnu_debugdata88$���o``l(��0��N8���o66�E���o��pT(
(
 ^BH&H&Ph�*�*c�*�*�n�-�-�w�0�0�}��
����3	 ��R�R\��X�X�#��|�| ��9���9�� �9 �0�
 �P,DP,$��@.D@.$��0D0$� ��2J�2*@" � U��2*
�6*07*�
�A*(

Youez - 2016 - github.com/yon3zu
LinuXploit